Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Patent
1997-02-28
1999-09-07
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
711114, 39518204, G06F 1200
Patent
active
059502258
ABSTRACT:
The invention provides a method and system for performing XOR operations without consuming substantial computing resources. A specialized processor is coupled to the same bus as a set of disk drives; the specialized processor reviews data transfers to and from the disk drives and performs XOR operations on data transferred to and from the disk drives without requiring separate transfers. The specialized processor maintains an XOR accumulator which is used for XOR operations, which records the result of XOR operations, and which is read out upon command of the processor. The XOR accumulator includes one set of accumulator registers for each RAID stripe, for a selected set of RAID stripes. A memory (such as a contents-addressable memory) associates one set of accumulator registers with each selected RAID stripe.
REFERENCES:
patent: 5675726 (1997-10-01), Hohenstein et al.
patent: 5737744 (1998-04-01), Callison et al.
patent: 5742752 (1998-04-01), DeKoning
Cabeca John W.
Langjahr David
Network Appliance Inc.
LandOfFree
Fly-by XOR for generating parity for data gleaned from a bus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fly-by XOR for generating parity for data gleaned from a bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fly-by XOR for generating parity for data gleaned from a bus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1815696