Flushing of cache memory in a computer system

Details Flushing of cache memory in a computer system Flushing of cache memory in a computer system

1996-07-01

1999-04-06

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711113, 711118, 711119, 711124, 711141, 711159, G06F 1206

Patent

active

058931490

ABSTRACT:
An efficient streamlined cache coherent protocol for replacing data is provided in a multiprocessor distributed-memory computer system. In one implementation, the computer system includes a plurality of subsystems, each subsystem includes at least one processor and an associated cache and directory. The subsystems are coupled to a global interconnect via global interfaces. In one embodiment, when data is replaced from a requesting subsystem, an asynchronous flush operation is initiated. In this implementation, the flush operation includes a pair of decoupled local flush instruction and corresponding global flush instruction. By decoupling the local flush instructions from the global flush instructions, once the requesting processor in the requesting subsystem is done issuing the local flush instruction, the requesting processor does not have to wait for a corresponding response from home location associated with the data being replaced. Instead, the requesting processor is freed up quickly since there is no need to wait for an acknowledgment from the home location (home subsystem) over the global interconnect. The home subsystem responds with an appropriate ACK message. The requesting subsystem reissues a read-to-own (RTO) transaction on its local interconnect thereby retrieving and invalidating any copy(s) of the data in the requesting subsystem. A Completion message is sent to the home subsystem together with the dirty data. Subsequently, a confirmation of the completion of the flush operation can be implemented using a "synchronization" mechanism to verify that all previously valid cache lines associated with a page have been successfully replaced with respect to their home location and the replaced cache lines are now marked "invalid" at the home subsystem.

REFERENCES:
patent: 4833601 (1989-05-01), Barlow et al.
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5237673 (1993-08-01), Orbits et al.
patent: 5249283 (1993-09-01), Boland
patent: 5297269 (1994-03-01), Donaldson et al.
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5313609 (1994-05-01), Baylor et al.
patent: 5408636 (1995-04-01), Santeler et al.
patent: 5611070 (1997-03-01), Heidelberger et al.
patent: 5634068 (1997-05-01), Nishtala et al.
Saulsbury, A., et al, "An Argument for Simple Coma" Future Generations Computer Systems, vol. 11, No. 6, 1 Oct. 1995, pp. 553-566, XP000536147.
"Force Purge Table for Memory Directory in Directory Based Symmetric Multriprocessor Systems" IBM Technical Disclosure Bullentin, vol. 37, No. 8, 1 Aug. 1994, pp. 293/294 XP000456422.
Joe, T., et al. "Evaluating the Memory Overhead Required for Coma Architectures", Computer Architecture News, vol. 22, No. 2, 1 Apr. 1994, pp. 82-83, XP000450341.

Affiliated with

Also associated with

Rating

Flushing of cache memory in a computer system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flushing of cache memory in a computer system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flushing of cache memory in a computer system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1381954