Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-30
2005-08-30
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06938232
ABSTRACT:
A floorplanning apparatus includes a seed position decision section for deciding a placement position of a logic seed of each hierarchical block; a cell placement section for placing cells belonging to the hierarchical block around the placement position of each logic seed; and a placement region decision section for deciding placement and routing regions of each hierarchical block considering cell placement results produced by the cell placement section.
REFERENCES:
patent: 5696693 (1997-12-01), Aubel et al.
patent: 6249902 (2001-06-01), Igusa et al.
patent: 6292929 (2001-09-01), Scepanovic et al.
patent: 6519749 (2003-02-01), Chao et al.
patent: 6567967 (2003-05-01), Greidinger et al.
patent: 6578183 (2003-06-01), Cheong et al.
patent: 63-308676 (1988-12-01), None
patent: 2002-7497 (2002-01-01), None
Hirakimoto Koji
Inoue Yoshio
Saito Ken
Takahashi Kazuhiro
Renesas Technology Corp.
Tat Binh
Whitmore Stacy A.
LandOfFree
Floorplanning apparatus deciding floor plan using logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floorplanning apparatus deciding floor plan using logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floorplanning apparatus deciding floor plan using logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3477912