Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-12-26
2006-12-26
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07155693
ABSTRACT:
Methods for floorplanning a hierarchical physical design to improve placement and routing are provided and described. In one embodiment, a method of floorplanning a hierarchical physical design includes arranging a plurality of blocks in a top-level of the hierarchical physical design. Each block includes a plurality of linear edges. Additionally, at least one of the blocks is selected. Furthermore, at least one linear edge of the selected block is rasterized. This rasterization includes converting the linear edge to a stepped-shape edge.
REFERENCES:
patent: 5309371 (1994-05-01), Shikata et al.
patent: 6080204 (2000-06-01), Mendel
patent: 6111310 (2000-08-01), Schultz
patent: 6306745 (2001-10-01), Chen
patent: 6408427 (2002-06-01), Cong et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6519749 (2003-02-01), Chao et al.
patent: 6701509 (2004-03-01), Aggarwal et al.
patent: 6772401 (2004-08-01), Li
patent: 6857116 (2005-02-01), Dahl et al.
patent: 6876960 (2005-04-01), Naylor et al.
patent: 2005/0097488 (2005-05-01), Lakshmanan et al.
Dinh Paul
Fenwick & West LLP
Magma Design Automation Inc.
LandOfFree
Floorplanning a hierarchical physical design to improve... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floorplanning a hierarchical physical design to improve..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floorplanning a hierarchical physical design to improve... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3714619