Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Reexamination Certificate
2002-02-25
2004-02-17
Le, Don (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
C326S039000
Reexamination Certificate
active
06693452
ABSTRACT:
BACKGROUND
Technical Field
The invention relates generally to the design of integrated circuits; and, more particularly, it relates to the design of integrated circuits having both fixed logic and programmable logic components.
Related Art
Programmable devices are a class of general-purpose integrated circuits that can be configured for a wide variety of applications. Such programmable devices have two basic versions, mask programmable devices, which are programmed only by the manufacturer, and field programmable devices, which are programmable by the end user. In addition, programmable devices can be further categorized as programmable memory devices or programmable logic devices. Programmable memory devices include programmable read only memory (PROM), erasable programmable read only memory (EPROM) and electronically erasable programmable read only memory (EEPROM). Programmable logic devices include programmable logic array (PLA) devices, programmable array logic (PAL) devices, erasable programmable logic devices (EPLD) devices, and programmable gate arrays (PGA). Field programmable gate arrays (programmable gate array) have become very popular for telecommunication applications, Internet applications, switching applications, routing applications, et cetera.
As is known, programmable gate arrays offer the end user the benefits of custom CMOS VLSI integrated circuits while avoiding the initial cost, design time delay, and inherent risk of Application Specific Integrated Circuits (ASIC). While programmable gate arrays have these advantages, there are some disadvantages. For instance, a programmable gate array programmed to perform a similar function as implemented in an ASIC requires approximately 25 to 50 times more die area than the ASIC. As such, the manufacturing expense of a programmable gate array is greater than that of an ASIC. In addition, a programmable gate array requires significantly more printed circuit board space and consumes more power than an equally functional ASIC. Furthermore, programmable gate arrays are designed to target various implementations and usually do not deliver the performance of the ASICs.
To mitigate some of the disadvantages of programmable gate arrays with respect to ASICS, some programmable gate array manufacturers include ASIC like functions on the same substrate as the programmable logic fabric. For example, programmable gate arrays are now commercially available that include random access memory (RAM) blocks and/or multipliers in the programmable logic fabric. As such, the programmable logic fabric does not have to be programmed to perform RAM functions and/or multiplier functions, when such functions are needed. Thus, for these functions, significantly less die area is needed within the programmable gate array.
While including fixed logic circuits in the programmable gate array fabric offers end users greater programming options with less die area consumption, end users are now demanding greater performance and flexibility from programmable gate arrays. In particular, end users would like to see more fixed logic functionality, (i.e., ASIC like functionality) embedded within the programmable logic fabric of programmable gate arrays, while retaining the versatility of traditional programmable gate arrays. Within embodiments of programmable gate arrays having embedded fixed logic circuitry, given the relative newness of this particular area of art, there is little or no teaching that is directed towards the manner in which the various components of the fixed logic circuits and the programmable circuitry should be laid out within a design.
Further limitations and disadvantages of the manner in which such circuitry is laid out will become apparent to one of skill in the art through comparison of such systems with the invention as set forth in the remainder of the present application with reference to the drawings.
SUMMARY OF THE INVENTION
In order to overcome these shortcomings, as well as other shortcomings of the prior art devices, an integrated circuit designed and constructed according to the present invention includes a number of configurable logic blocks arranged into a fabric such that the fabric has an opening therein that is surrounded by configurable logic blocks. Formed within the opening in the fabric is a fixed logic circuit that includes a number of input/output lines and control lines. Surrounding the fixed logic circuit within the opening is interconnecting logic that interfaces the input/output lines and the control lines of the fixed logic circuit to the fabric. According to the present invention, this interconnecting logic distributes the input/output and control lines along a number of configurable logic blocks bordering the opening. The interconnecting logic may include interconnecting tiles that interface directly to the configurable logic blocks of the fabric.
In some embodiments, the input/output lines and control lines of the fixed logic circuit include hundreds of individual lines. However, the opening is bordered by far fewer that this number of configurable logic blocks. Thus, in such case, each of a number of configurable logic blocks bordering the opening services a plurality of address lines, a plurality of data lines, and a plurality of control lines. The interconnecting tiles of the interconnecting logic each terminate a set of address lines, data lines, and control lines of the fixed logic circuit and thus interface the signals to the configurable logic blocks that border the opening.
According to one aspect of the present invention, a group of the lines supporting the fixed logic circuit, e.g., data, address, and control lines of a processor bus, are distributed along a number of interconnecting tiles bordering a first side of the opening. In such embodiments, other lines of the processor are distributed along interconnecting tiles bordering other sides of the opening. Such distribution of the signal lines of the fixed logic circuit allows the fabric to be managed so that differing portions of the fabric are configured to perform differing functions, such functions corresponding to the locally presented inputs/outputs of the fixed logic circuit.
When multiple fixed logic circuits are present, symmetry in the presentation of input/output, control, etc. lines of the fixed logic circuit to the fabric may be employed. For example, in an implementation that includes multiple fixed logic processing cores, symmetry may be employed in the presentation of lines to the fabric about a central portion of the fabric. Such symmetry in presentation of lines to the fabric provides efficiencies in fabric configuration both in cooperative and stand-alone configurations of multiple fixed logic circuit implementations.
Other aspects, advantages and novel features of the invention will become apparent from the following detailed description of the invention when considered in conjunction with the accompanying drawings.
REFERENCES:
patent: 5361373 (1994-11-01), Gilson
patent: 5473267 (1995-12-01), Stansfield
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5652904 (1997-07-01), Trimberger
patent: 5671355 (1997-09-01), Collins
patent: 5752035 (1998-05-01), Trimberger
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5970254 (1999-10-01), Cooke et al.
patent: 6020755 (2000-02-01), Andrews et al.
patent: 6026481 (2000-02-01), New et al.
patent: 6096091 (2000-08-01), Hartmann
patent: 6154051 (2000-11-01), Nguyen et al.
patent: 6181163 (2001-01-01), Agrawal et al.
patent: 6242945 (2001-06-01), New
patent: 6279045 (2001-08-01), Muthujumaraswathy et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6343207 (2002-01-01), Hessel et al.
patent: 6353331 (2002-03-01), Shimanek
patent: 6522167 (2003-02-01), Ansari et al.
patent: 6541991 (2003-04-01), Hornchek, deceased et al.
patent: 2003/0062922 (2003-04-01), Douglass et al.
patent: 0 905 906 (1999-03-01), None
Cary D. Snyder and Max Baron; “Xilinx's A-to-Z System Platform”; Cahners Microprocessor; The Insider's Guide to Microprocessor Hardware; Microdesign Resources;
Ansari Ahmad R.
Douglass Stephen M.
Chan H. C.
Harrison Garlick
Kanzaki Kim
Le Don
Xilinx , Inc.
LandOfFree
Floor planning for programmable gate array having embedded... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floor planning for programmable gate array having embedded..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floor planning for programmable gate array having embedded... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3292690