Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2006-03-07
2006-03-07
Donaghue, Larry D. (Department: 2154)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C712S037000, C712S038000
Reexamination Certificate
active
07009422
ABSTRACT:
A programmable logic device which incorporates an innovative routing hierarchy consisting of the multiple levels of routing lines, connector tab networks and turn matrices, enables an innovative, space saving floor plan to be utilized in an integrated circuit implementation, and is particularly efficient when an SRAM is used as the configuration bit This floor plan is a scalable block architecture in which each block connector tab networks of a 2×2 block grouping is arranged as a mirror image along the adjacent axis relative to each other. Furthermore, the bidirectional input/output lines are provided as the input/output means for each block are oriented only in two directions (instead of the typical north, south, east and west directions) such that the block connector tab networks for adjacent blocks face each other in orientation. This orientation and arrangement permits blocks to share routing resources. In addition, this arrangement enables a 4×4 block grouping to be scalable. The innovative floor plan makes efficient use of die space with little layout dead space as the floor plan provides for a plurality of contiguous memory and passgate arrays (which provide the functionality of the bidirectional switches) with small regions of logic for CFGs and drivers of the block connector tab networks. Therefore, the gaps typically incurred due to a mixture of memory and logic are avoided. Intra-cluster routing lines and bi-directional routing lines are overlayed on different layers of the chip together with memory and passgate arrays to provide connections to higher level routing lines and connections between CFGs in the block.
REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4661901 (1987-04-01), Veneski
patent: 4700187 (1987-10-01), Furtek
patent: 4720780 (1988-01-01), Dolecek
patent: 4736333 (1988-04-01), Mead et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5221865 (1993-06-01), Phillips et al.
patent: RE34363 (1993-08-01), Freeman
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5296759 (1994-03-01), Sutherland et al.
patent: 5298805 (1994-03-01), Garverick et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5396126 (1995-03-01), Britton et al.
patent: 5406525 (1995-04-01), Nicholes
patent: 5455525 (1995-10-01), Ho et al.
patent: 5457410 (1995-10-01), Ting
patent: 5469003 (1995-11-01), Kean
patent: 5477067 (1995-12-01), Isomura et al.
patent: 5485103 (1996-01-01), Pederson et al.
patent: 5519629 (1996-05-01), Snider
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5581767 (1996-12-01), Katsuki et al.
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5894228 (1999-04-01), Reddy et al.
patent: 5903165 (1999-05-01), Jones et al.
patent: 6433580 (2002-08-01), Ting
patent: 6462578 (2002-10-01), Ting
patent: 6507217 (2003-01-01), Ting
patent: 6597196 (2003-07-01), Ting
patent: WO92/08286 (1992-05-01), None
patent: WO94/28475 (1994-12-01), None
patent: WO96/05964 (1996-02-01), None
patent: WO96/35261 (1996-11-01), None
Richard Cliff et al., “A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.3.1-7.3.5.
Altera Corporation, Data Sheet, “Flex EPF81188 12,000-Gate Programmable Logic Device”, Sep. 1992, Version 1.
Minnick, R.C., “A Survey of Microcellular Research”, Journal of the Association for Computing Machinery vol. 14, No. 2, Apr. 1967, pp. 203-241.
Shoup, R.G., “Programmable Cellular Logic Arrays”, Ph.D dissertation, Carnegie-Mellon University, Pittsburgh, PA, Mar. 1970—Partial.
Spandorfer, L.M., “Synthesis of Logic Functions on an Array of Integrated Circuits”, UNIVAC, Division of Sperry Rand Corporation, Blue Bell, PA, Contract AF 19 (628)2907, AFCRL 66-298, Project No. 464504, Nov. 30, 1965.
Ping-Tsung Wang et al., “A High Performance FPGA with Hierarchical Interconnection Structure”, Institute of Electrical and Electronic Engineers, pp. 239-242, May 30, 1994.
Motorola Product Brief, “MPA10XX Field Programmable Gate Arrays”, pp. 4 pages total, Sep. 27, 1993.
Krambeck, R.H. “ORCA: A High Performance, Easy to Use SRAM Based Architecture”,Wescon '93 record, pp. 310-320, Sep. 20-30, 1993.
Buffoli et al., “Dynamically Reconfigurable Devices used to Implement a Self-Tuning, High Performance PID Controller”, IEEE 1989, pp. 107-112.
Devadas, S., “Boolean Decomposition of Programmable Logic Arrays”, IEEE 1988, pp. 2.5.1-2.5.5.
Vidal, J., “Implementing Neural Nets with Programmable Logic”, IEEE 1988, pp. 50-53.
Yachyang Sun et al., “An Area Minimizer for Floorplans with L-Shaped Regions”, 1992, Int'l. Conference on Computer Design, pp. 383-386.
ATMEL Corporation, “Field Programmable Gate Arrays—AT6000 Series”, 1993.
Dave Bursky, “Fine-Grain FPGA Architecture Uses Four Levels of Configuration Hierarchy”, Electronic Design, pp. 33-34, Oct. 1, 1993.
Dick L. Liu et al., “Design of Large Embedded CMOS PLA's for Built-In Self-Test”, IEEE 1988, pp. 50-53.
Xilinx, “The Programmable Gate Array Data Book”, 1992.
F. Zlotnick et al., A High Performance Fine-Grained Approach to SRAM based FPGA's, Wescon '93 Record, pp. 321-326, Sep. 28-30, 1993.
Barry K. Britton et al., “Optimized Reconfigurable Cell Array Architecture for High Performance Field Programmable Gate Arrays”, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, May 1993, pp. 7.2.1-7.2.5.
Ting et al., “A New High Density and Very Low Cost Reprogrammable FPGA Architecture”, pp. 1-10, Feb. 1999.
Pani Peter M.
Ting Benjamin S.
Blakely , Sokoloff, Taylor & Zafman LLP
BTR, Inc.
Donaghue Larry D.
LandOfFree
Floor plan for scalable multiple level tab oriented... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floor plan for scalable multiple level tab oriented..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floor plan for scalable multiple level tab oriented... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3612779