Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Reexamination Certificate
2007-07-10
2007-07-10
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
Reexamination Certificate
active
10254084
ABSTRACT:
A variable speed floating point unit comprising: 1) an execution pipeline comprising a plurality of execution stages capable of executing floating point operations in a series of sequential steps; and 2) a clock controller capable of receiving an input clock signal and generating a variable speed output clock signal capable of clocking the execution pipeline. The clock controller adjusts a speed of the variable speed output clock signal according to a level of queued opcodes waiting to be executed in the execution pipeline.
REFERENCES:
patent: 4288860 (1981-09-01), Trost
patent: 4841476 (1989-06-01), Mitchell et al.
patent: 4991130 (1991-02-01), Kojima
patent: 5134693 (1992-07-01), Saini
patent: 5539681 (1996-07-01), Alexander et al.
patent: 5740410 (1998-04-01), McDermott
patent: 5798918 (1998-08-01), Georgiou et al.
patent: 5815693 (1998-09-01), McDermott et al.
patent: 5913923 (1999-06-01), Dunlap et al.
patent: 5964884 (1999-10-01), Partovi et al.
patent: 5987620 (1999-11-01), Tran
patent: 5996083 (1999-11-01), Gupta et al.
patent: 6035315 (2000-03-01), Krick
patent: 6047248 (2000-04-01), Georgiou et al.
patent: 6049882 (2000-04-01), Paver
patent: 6065126 (2000-05-01), Tran et al.
patent: 6112296 (2000-08-01), Witt et al.
patent: 6122721 (2000-09-01), Goddard et al.
patent: 6219723 (2001-04-01), Hetherington et al.
patent: 6460125 (2002-10-01), Lee et al.
patent: 6487653 (2002-11-01), Oberman et al.
patent: 6647502 (2003-11-01), Ohmori
patent: 6714957 (2004-03-01), Lohman
patent: 6715089 (2004-03-01), Zdravkovic
patent: 6732134 (2004-05-01), Rosenberg et al.
patent: 6801924 (2004-10-01), Green et al.
patent: 6826704 (2004-11-01), Pickett
patent: 6859886 (2005-02-01), Johnson
patent: 6938176 (2005-08-01), Alben et al.
patent: 6983389 (2006-01-01), Filippo
patent: 0032818 (1981-07-01), None
Novak, J H et al. “Using FPGAs to Prototype a Self-Timed Floating Point Co-Processor” IEEE 1994 Custom Integrated Circuits Conference.
Briggs Willard S.
Oliver David S.
Advanced Micro Devices , Inc.
Coleman Eric
LandOfFree
Floating point unit with variable speed execution pipeline... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating point unit with variable speed execution pipeline..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point unit with variable speed execution pipeline... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3726663