Floating point unit pipeline synchronized with processor...

Details Floating point unit pipeline synchronized with processor... Floating point unit pipeline synchronized with processor...

2007-01-09

2007-01-09

Treat, William M. (Department: 2181)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

C712S218000

Reexamination Certificate

active

10796552

ABSTRACT:
An FPU pipeline is synchronized with a CPU pipeline. Synchronization is achieved by having stalls and freezes in any one pipeline cause stalls and freezes in the other pipeline as well. Exceptions are kept precise even for long floating point operations. Precise exceptions are achieved by having a first execution stage of the FPU pipeline generate a busy signal, when a first floating point instruction enters a first execution stage of the FPU pipeline. When a second floating point instruction is decoded by the FPU pipeline before the first floating point instruction has finished executing in the first stage of the FPU pipeline, then both pipelines are stalled.

REFERENCES:
patent: 3242465 (1966-03-01), Gloates et al.
patent: 4171537 (1979-10-01), Weissberger et al.
patent: 4729094 (1988-03-01), Zolnowsky et al.
patent: 4979102 (1990-12-01), Tokuume
patent: 5029073 (1991-07-01), Takaya et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5129065 (1992-07-01), Priem et al.
patent: 5193159 (1993-03-01), Hashimoto et al.
patent: 5390307 (1995-02-01), Yoshida
patent: 5481734 (1996-01-01), Yoshida
patent: 5487022 (1996-01-01), Simpson et al.
patent: 5539911 (1996-07-01), Nguyen et al.
patent: 5559977 (1996-09-01), Avnon et al.
patent: 5560035 (1996-09-01), Garg et al.
patent: 5664138 (1997-09-01), Yoshida
patent: 5860000 (1999-01-01), Biswas et al.
patent: 5887160 (1999-03-01), Lauritzen et al.
patent: 6003124 (1999-12-01), Laborie
patent: 6012139 (2000-01-01), Biswas et al.
patent: 6128687 (2000-10-01), Dao et al.
Smith, James E. et al.; “Implementing Precise Interrupts in Pipelined Processors”; IEEE Transactions on Computers; May 1988; pp. 562-573; vol. 37, No. 5.
Hasegawa, Atsushi et al.; “SH3: High Code Density, Low Power”; IEEE Micro; Dec. 1995; pp. 11-19.
Turley, Jim; “Hitachi Adds FP, DSP Units to SuperHChips—Two New Additions Aimed at Boosting Lead in Consumer Electronics”; Microprocessor Report; Dec. 4, 1995; pp. 10-11.
Johnson, Mike; “Superscalar Microprocessor Design”; Prentice Hall; 1991; 7 pages.
Margulis, Neal; “i860 Microprocessor Architecture”; Osborne McGraw-Hill; 1990; pp. 27, 37-41, 45-53, 80-94 and 205-210.
iAPX 86/88, 186/188 User's Manual Hardware Reference; Intel; Order No. 210912-001; 3 pages, including p. 3-8 (8087 Numeric Processor Extension).

Affiliated with

Also associated with

Rating

Floating point unit pipeline synchronized with processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Floating point unit pipeline synchronized with processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point unit pipeline synchronized with processor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3721047