Electrical computers and digital processing systems: processing – Processing control – Arithmetic operation instruction processing
Patent
1999-02-23
2000-03-07
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing control
Arithmetic operation instruction processing
712221, 712226, 712228, 712235, G06F 9302
Patent
active
060353910
ABSTRACT:
A system for processing a floating point instruction includes a stack, virtual registers, a stack pointer pointing to one of the virtual registers as top of stack, physical registers, and a reference table mapping the virtual registers to the physical registers, entries of the reference table pointing to physical register locations. An instruction unit generates a plurality of instructions, and a decode unit having a plurality of decoders receives the plurality of instructions from the instruction unit, respectively. The decode unit decodes the plurality of instructions and determines whether any one of the instructions contains a floating point instruction including a floating point exchange instruction. A logic unit is coupled to the reference table and includes a plurality of logic devices coupled to the plurality of decoders in the decode unit, respectively. The logic unit generates an updated table and maintains contents of the physical registers for each floating point exchange instruction received from the decode unit. A control unit receives the updated table from the logic unit and updates the reference table with the updated table.
REFERENCES:
patent: 5367650 (1994-11-01), Sharangpani et al.
patent: 5487156 (1996-01-01), Popescu et al.
patent: 5499352 (1996-03-01), Clift et al.
patent: 5524262 (1996-06-01), Colwell et al.
patent: 5551004 (1996-08-01), McClure
patent: 5613132 (1997-03-01), Clift et al.
patent: 5625787 (1997-04-01), Mahin et al.
patent: 5634118 (1997-05-01), Blomgren
patent: 5696955 (1997-12-01), Goddard et al.
patent: 5717881 (1998-02-01), Beard et al.
patent: 5727176 (1998-03-01), Clift et al.
patent: 5826094 (1998-10-01), Colwell et al.
"The Metaflow Architecture", Popescu et al., IEEE Micro, pp. 10-13 & 63-73 Jun. 1991.
An Meng-Ai T.
El-Hady Nabil
Galanthay Theodore E.
Jorgenson Lisa K.
Moy Jeffrey D.
LandOfFree
Floating point operation system which determines an exchange ins does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Floating point operation system which determines an exchange ins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Floating point operation system which determines an exchange ins will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-373104