Active solid-state devices (e.g. – transistors – solid-state diode – With shielding
Patent
1998-09-21
1999-11-30
Clark, Sheila V.
Active solid-state devices (e.g., transistors, solid-state diode
With shielding
257691, 257664, H01L 23552
Patent
active
059947667
ABSTRACT:
A circuit arrangement for a flip chip utilizes fixed potential shield traces between various signal traces in a redistribution layer to decrease coupling impedances and crosstalk within the layer. In particular, by orienting a fixed potential shield trace between a pair of signal traces and/or between a pair of differential trace pairs, capacitive coupling between the traces is greatly reduced, thereby permitting the signal traces to be routed closer to one another than would be possible if the shield trace was omitted. Often, minimum line width and spacing design rules may be met to ensure maximum circuit density for the redistribution layer and the associated device interconnections, and without concern for excessive adverse effects due to capacitive coupling between traces in the redistribution layer.
REFERENCES:
patent: 4811082 (1989-03-01), Jacabs et al.
patent: 4866507 (1989-09-01), Jacabs et al.
patent: 4984200 (1991-01-01), Saitoo et al.
patent: 5294751 (1994-03-01), Kamada
patent: 5300899 (1994-04-01), Suski
patent: 5345105 (1994-09-01), Sun et al.
Findley Paul
Shenoy Jayarama N.
Clark Sheila V.
VLSI Technology Inc.
LandOfFree
Flip chip circuit arrangement with redistribution layer that min does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flip chip circuit arrangement with redistribution layer that min, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip chip circuit arrangement with redistribution layer that min will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1676202