Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1992-08-03
1996-02-06
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 40, H03K 1977
Patent
active
054898579
ABSTRACT:
A programmable logic device (PLD) cell is used to construct a high density high performance programmable logic device (PLD). The PLD cell includes two programmable logic block cells. The PLD cell also includes an I/O cell and an input macrocell. In addition the PLD cell includes a sub-bank of a programmable output switch matrix bank and a sub-bank of a programmable input switch matrix bank. Each programmable logic block cell includes a multiplicity of product terms. At least one product term in the cluster is programmably available to the cluster. When the product term is disconnected from the cluster, the product term is used for control of the polarity of the logic macrocell output signal or asynchronous functions. Thus, the programmably connectable product term can be used for either synchronous or asynchronous operations. If the programmably connectable and disconnectable product term is connected to the product term cluster, the programmable logic block cell is used for synchronous operations. However, since each product term cluster is associated with a logic macrocell, the logic macrocell can be individually configured for asynchronous operation by simply disconnecting the apropriate produce term from the product term cluster and using the product term for the desired asynchronous function. Thus, a single PLD built using the programmable logic block cells supports simultaneously synchronous and asynchronous operations.
REFERENCES:
patent: 4742252 (1988-05-01), Agrawal
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4771285 (1988-09-01), Agrawal
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4931671 (1990-06-01), Agrawal
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5130574 (1992-07-01), Shen et al.
patent: 5151623 (1992-09-01), Agrawal
patent: 5191243 (1993-03-01), Shen et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5220214 (1993-06-01), Pedersen
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
"Introduction to pLSI and ispLSI", pLSI and ispLSI Databook & Handbook, Lattice Semiconductor Corp., Hillsboro, Oregon, pp. 1-1 through 1-8, 1992.
"pLSI 1032 programmable Large Scale Integration", Rev. A. Lattice Semiconductor Corp., Hillsboro, Oregon, pp. 2-1 through 2-29, Jan., 1992.
"EPM7032 EPLD, High-Performance 32-Macrocell Device,"Altera, Data Sheet, Dec., 1991, vol. 1, pp. 1-15.
Electronic Engineering, vol. 63, No. 773, May, 1991, London, GB, pp. 69, 70, 72, 74, "Obtaining 70MHz Performance in the MAX Architecture".
EDN Electrical Design News, vol. 34, No. 20, Sep. 18, 1989, Newton, MA, US, pp. 91, 93, 94, 96, 98, 100, "PLD Architectures Require Scrutiny".
Electronic Design, vol. 33, No. 25, Oct. 1985, Hasbrouck Heights, New Jersey, US, pp. 123-128, 130, "Application--Specific IC's Relying on RAM, Implement Almost any Logic Function".
Om P. Agrawal, "AMD's Next Generation MACH.TM. 3xx/4xx Family Breaks New PLD Density/Speed Barrier", Conference Record, Wescon 92, pp. 100-106, Nov. 1992.
Raymond Leung et al., "A 7.5 ns 350mW BiCMOS PAL.RTM.-Type Device," Electronic Engineering, pp. 5.6.1.-5.6.4, IEEE 1989 Custom Integrated Circuits Conference.
Agrawal Om P.
Ilgenstein Kerry A.
Advanced Micro Devices , Inc.
Driscoll Benjamin D.
Gunnison Forrest E.
Westin Edward P.
LandOfFree
Flexible synchronous/asynchronous cell structure for a high dens does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flexible synchronous/asynchronous cell structure for a high dens, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible synchronous/asynchronous cell structure for a high dens will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2177232