Flexible probe/probe response routing for maintaining coherency

Details Flexible probe/probe response routing for maintaining coherency Flexible probe/probe response routing for maintaining coherency

2007-11-13

2007-11-13

Winder, Patrice (Department: 2145)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S141000, C709S211000, C709S214000

Reexamination Certificate

active

10628715

ABSTRACT:
A computer system may include multiple processing nodes, one or more of which may be coupled to separate memories which may form a distributed memory system. The processing nodes may include caches, and the computer system may maintain coherency between the caches and the distributed memory system. Particularly, the computer system may implement a flexible probe command/response routing scheme. The scheme may employ an indication within the probe command which identifies a receiving node to receive the probe responses. For example, probe commands indicating that the target or the source of transaction should receive probe responses corresponding to the transaction may be included. Probe commands may specify the source of the transaction as the receiving node for read transactions (such that dirty data is delivered to the source node from the node storing the dirty data). On the other hand, for write transactions (in which data is being updated in memory at the target node of the transaction), the probe commands may specify the target of the transaction as the receiving node. In this manner, the target may determine when to commit the write data to memory and may receive any dirty data to be merged with the write data.

REFERENCES:
patent: 5303362 (1994-04-01), Butts, Jr. et al.
patent: 5412788 (1995-05-01), Collins et al.
patent: 5517494 (1996-05-01), Green
patent: 5537575 (1996-07-01), Foley et al.
patent: 5560038 (1996-09-01), Haddock
patent: 5659708 (1997-08-01), Arimilli et al.
patent: 5673413 (1997-09-01), Deshpande et al.
patent: 5684977 (1997-11-01), Van Loo et al.
patent: 5749095 (1998-05-01), Hagersten
patent: 5859983 (1999-01-01), Heller et al.
patent: 5878268 (1999-03-01), Hagersten
patent: 5887138 (1999-03-01), Hagersten et al.
patent: 5893144 (1999-04-01), Wood et al.
patent: 5924118 (1999-07-01), Arimilli et al.
patent: 5966729 (1999-10-01), Phelps
patent: 5987544 (1999-11-01), Bannon et al.
patent: 5991819 (1999-11-01), Young
patent: 6012127 (2000-01-01), McDonald et al.
patent: 6018791 (2000-01-01), Arimilli et al.
patent: 6038644 (2000-03-01), Irie et al.
patent: 6049851 (2000-04-01), Bryg et al.
patent: 6070231 (2000-05-01), Ottinger
patent: 6085263 (2000-07-01), Sharma et al.
patent: 6098115 (2000-08-01), Eberhard et al.
patent: 6101420 (2000-08-01), VanDoren et al.
patent: 6108737 (2000-08-01), Sharma et al.
patent: 6108752 (2000-08-01), Van Doren et al.
patent: 6112281 (2000-08-01), Bamford et al.
patent: 6138218 (2000-10-01), Arimilli et al.
patent: 6199153 (2001-03-01), Razdan et al.
patent: 6209065 (2001-03-01), Van Doren et al.
patent: 6249846 (2001-06-01), Van Doren et al.
patent: 6275905 (2001-08-01), Keller et al.
patent: 6286090 (2001-09-01), Steely, Jr. et al.
patent: 6292705 (2001-09-01), Wang et al.
patent: 6295583 (2001-09-01), Razdan et al.
patent: 6370621 (2002-04-01), Keller
patent: 6631401 (2003-10-01), Keller et al.
patent: 379 771 (1990-08-01), None
patent: 412 353 (1991-02-01), None
patent: 611 026 (1994-08-01), None
patent: 777 184 (1997-06-01), None
patent: 0 817 076 (1998-01-01), None
patent: 0817073 (1998-01-01), None
patent: 0820016 (1998-01-01), None
Kumar et al., “Efficient and Scalable Cache Coherence Schemes for Shared Memory Hypercube Multiprocessors,” © 1994 IEEE, Nov. 1994, pp. 498-507.
Laudon et al., “The SGI Origin: A ccNUMA Highly Scalable Server,” © 1997 ACM, May 1997, pp. 241-251.
“RST Cache Memory Design for a Tightly Coupled Multiprocessor System,” Cosimo A. Prete,IEEE, Apr. 11, 1991, No. 2, Los Alamitos, CA, pp. 16-19, 40-52.
“A New Write-Invalidate Snooping Cache Coherence Protocol for Split Transaction Bus-Based Multiprocessor Systems,” Jhang, et al., IEEE, XP000463271, Oct. 19, 1993, pp. 229-232.

Affiliated with

Also associated with

Rating

Flexible probe/probe response routing for maintaining coherency does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible probe/probe response routing for maintaining coherency, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible probe/probe response routing for maintaining coherency will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3850567