Flexible placement of GTL end points using double termination po

Details Flexible placement of GTL end points using double termination po Flexible placement of GTL end points using double termination po

1998-09-15

2000-05-23

Ray, Gopal C.

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus access regulation

710100, 326 30, 370402, G06F 1300

Patent

active

060675969

ABSTRACT:
A highly parallel computer system including dual processors and dual memory controllers are coupled to an Assisted Gunning Transceiver Logic Plus (AGTL+) high speed system bus. The microprocessors are designed for a quad processor architecture requiring four processors and four connectors for the processors. To maintain signal timing and integrity in a dual processor/dual memory controller architecture, additional terminations are inserted. Printed circuit board space is conserved with a dual processor architecture. The additional connectors and traces to the additional connectors for the processors are no longer needed. Furthermore, with the dual processor design, there is no need for two additional termination cards.

REFERENCES:
patent: 4715921 (1987-12-01), Maher et al.
patent: 4910593 (1990-03-01), Well
patent: 5013385 (1991-05-01), Maher et al.
patent: 5029284 (1991-07-01), Feldbaumer et al.
patent: 5596757 (1997-01-01), Smith
patent: 5701422 (1997-12-01), Kirkland, Jr. et al.
patent: 5706447 (1998-01-01), Vivio
patent: 5729154 (1998-03-01), Taguchi et al.
100 MHz GTL+ Layout Guidelines for the Pentium.RTM. II Processor and Intel 440BX AGPset, AP-827 Application Note, Copyright .COPYRGT. Intel Corporation 1997, Order No. 243735-001, pp. 1-34.
Pentium.RTM. II Xeon.TM. Processor AT 400 MHz, Copyright .COPYRGT. Intel Corporation, Jun. 1998, Order No. 243770-001, pp. 1-96.
Pentium.RTM. Xeon.TM. Processor/Intel .RTM. 450NX PCIset AGTL+ Layout Guidelines, AP-830 Application Note, Copyright .COPYRGT. Intel Corporation, Jun. 1998, Order No. 243790-001, pp. 1-29.
100 MHz 2-Way SMP Pentium.RTM. II Xeon.TM. Processor/Intel.RTM. 440GX AGPset AGTL+ Layout Guidelines, AP-829 Application Note, Copyright.COPYRGT. Intel Corporation, Jun. 1998, ORder No. 243775-001, pp. 1-29.
Intel.RTM. Pentium.RTM. II Xeon.TM. Processor Bus Terminator Design Guidelines, Copyright .COPYRGT. Intel Corporation, Jul. 1998, Order No. 243774-001, pp. 1-11.

Affiliated with

Also associated with

Rating

Flexible placement of GTL end points using double termination po does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible placement of GTL end points using double termination po, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible placement of GTL end points using double termination po will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1844432