Flexible latency in flash memory

Static information storage and retrieval – Addressing – Sync/clocking

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S221000, C365S189050, C365S189011

Reexamination Certificate

active

11135231

ABSTRACT:
A method of reading data in and outputting data from a memory structure includes a buffer. In the present method, first read operation is undertaken to read a first set of data in the memory structure and provide data of the first set of data to the buffer, using an output clock. A first output operation is undertaken providing data read in the first read operation from the buffer, and a second read operation is undertaken to read a second set of data in the memory structure and provide data of the second set of data to the buffer, using the output clock. A second output operation is undertaken providing data read in the second read operation from the buffer. In the event that the completion of the first output operation would occur prior to the completion of the provision of the data of the second set of data to the buffer, a flexible time delay approach is undertaken so that, between the completion of the first output operation and the beginning of the second output operation, the minimum number of latencies are added as needed to insure that the provision of the data of the second set of data to the buffer is completed prior to the initiation of the second output operation.

REFERENCES:
patent: 6038169 (2000-03-01), Ogura et al.
patent: 7042795 (2006-05-01), Lee et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Flexible latency in flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible latency in flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible latency in flash memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3802006

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.