Static information storage and retrieval – Read/write circuit – Sipo/piso
Reexamination Certificate
2001-05-02
2002-10-15
Lebentritt, Michael S. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Sipo/piso
C365S233100
Reexamination Certificate
active
06466505
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for an embedded memory generally and, more particularly, to an address input circuit for a memory block.
BACKGROUND OF THE INVENTION
Embedded memory is used for a variety of logic functions in programmable logic devices. The logic function varieties require the embedded memory to operate in one of several modes as selected by a user. For example, the embedded memory must operate in an asynchronous mode to implement lookup tables. In another example, the embedded memory must operate in a synchronous mode to implement a pipelined data storage function.
The embedded memory has an asynchronous core memory block in order to operate in the asynchronous mode. Operation in other modes requires additional circuitry connected to the inputs of the memory block to perform a desired logic function. For example, a dedicated counter is implemented to allow the memory block to be accessed in a sequential or burst mode. A separate input register is implemented to provide for synchronous input operations. As a result, considerable area is consumed by the additional circuitry and one or more registers required to make the embedded memory flexible.
SUMMARY OF THE INVENTION
The present invention concerns a circuit having an address circuit and a memory. The address circuit may be configured to (i) receive an address as a parallel input signal and as a serial input signal, (ii) present the address as an output address in one of an asynchronous mode, a synchronous mode, and a shift mode, and (iii) change the second address by one unit in a counter mode. The memory may be configured to receive the output address.
The objects, features and advantages of the present invention include providing an address input circuit to a memory block that may (i) access the memory block in an asynchronous, synchronous, counter, and shift mode, (ii) require only one register per address bit, (iii) provide for sequential configuration of data within the memory block, and/or (iv) support scan operations to verify proper operation of the registers.
REFERENCES:
patent: 4377757 (1983-03-01), Konemann et al.
patent: 4390987 (1983-06-01), Best
patent: 4645944 (1987-02-01), Uya
patent: 4670749 (1987-06-01), Freeman
patent: 4677318 (1987-06-01), Veenstra
patent: 4721868 (1988-01-01), Cornell et al.
patent: 4831573 (1989-05-01), Norman
patent: 5055710 (1991-10-01), Tanaka et al.
patent: 5352940 (1994-10-01), Watson
patent: 5394031 (1995-02-01), Britton et al.
patent: 5640365 (1997-06-01), Imamiya et al.
patent: 5822270 (1998-10-01), Park
patent: 6055656 (2000-04-01), Wilson, Jr. et al.
patent: 6081473 (2000-06-01), Agrawal et al.
patent: 6118298 (2000-09-01), Bauer et al.
patent: 6134181 (2000-10-01), Landry
patent: 6189115 (2001-02-01), Whetsel
Cypress Semiconductor Corp.
Lebentritt Michael S.
Maiorana P.C. Christopher P.
Phung Anh
LandOfFree
Flexible input structure for an embedded memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flexible input structure for an embedded memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible input structure for an embedded memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2983235