Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1995-05-18
1997-04-29
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, H03K 19177
Patent
active
056253010
ABSTRACT:
An input/output architecture for a field-programmable gate array integrated circuit including a plurality of logic function modules in an array of rows and columns, each of the modules having at least one input conductor and at least one output conductor; a plurality of interconnect conductors, comprising a plurality of input/output pads; a plurality of input/output kernels, each input/output kernel comprising an input buffer having a data input connected to one of the I/O pads and a data output connected to an input buffer data conductor, an output buffer having a data input connected to an output buffer data conductor, a data output connected to the I/O pad, and an enable input connected to an output buffer enable conductor; the input buffer data conductors extending in either the row or the column direction, different ones of the input buffer data conductors extending different numbers of rows or columns, the input buffer data conductors forming first intersections with inputs of the modules; the output buffer data conductors and output buffer enable conductors extending in either the row or the column direction, different ones of the output buffer data conductors and output buffer enable conductors extending different numbers of rows or columns, the input buffer data conductors forming second intersections with outputs of the modules; and user-programmable interconnect elements connected across selected ones of the first and second intersections.
REFERENCES:
patent: 4684830 (1987-08-01), Tsui et al.
patent: 4706216 (1987-11-01), Carter
patent: 4713557 (1987-12-01), Carter
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4721868 (1988-01-01), Cornell et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4745305 (1988-05-01), Crafts
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4783606 (1988-11-01), Goetting
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4870300 (1989-09-01), Nakaya et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4912709 (1990-03-01), Teske et al.
patent: 4933577 (1990-06-01), Wong et al.
patent: 4937471 (1990-06-01), Park et al.
patent: 4983959 (1991-01-01), Breuninger
patent: 5012185 (1991-04-01), Ohfuji
patent: 5027011 (1991-06-01), Steele
patent: 5046035 (1991-09-01), Jigour et al.
patent: 5073729 (1991-12-01), Greene
patent: 5083083 (1992-01-01), El Ayat et al.
patent: 5121394 (1992-06-01), Russell
patent: 5122685 (1992-06-01), Chan et al.
patent: 5132571 (1992-07-01), McCollum et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5151623 (1992-09-01), Agrawal
patent: 5157282 (1992-10-01), Ong et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5220215 (1993-06-01), Douglas et al.
patent: 5221865 (1993-06-01), Philips et al.
patent: 5231588 (1993-07-01), Agrawal et al.
patent: 5296759 (1994-03-01), Sutherland
patent: 5317210 (1994-05-01), Patel
patent: 5317698 (1994-05-01), Chan
patent: 5319252 (1994-06-01), Pierce et al.
patent: 5400262 (1995-03-01), Mohsen et al.
patent: 5412261 (1995-05-01), Whitten
patent: 5424589 (1995-06-01), Dobbelaere
patent: 5896296 (1990-01-01), Turner et al.
Chan King W.
El-Ayat Khaled A.
Kaptanoglu Sinan
Lien Jung-Cheun
Plants William C.
Actel Corporation
Driscoll Benjamin D.
Westin Edward P.
LandOfFree
Flexible FPGA input/output architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flexible FPGA input/output architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible FPGA input/output architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-708993