Flexible carry scheme for field programmable gate arrays

Details Flexible carry scheme for field programmable gate arrays Flexible carry scheme for field programmable gate arrays

2007-12-21

2010-02-16

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Having details of setting or programming of interconnections...

C326S041000, C326S053000, C708S505000, C708S670000

Reexamination Certificate

active

07663400

ABSTRACT:
A fast, flexible carry scheme for use in clustered field programmable gate array architectures is described. Each cluster has a cluster carry input node, a cluster carry output node, a cluster carry output circuit having an output coupled to the cluster carry output node, a first input coupled to the cluster carry input node, and a second input and a plurality of logic modules each comprising a logic function generator circuit coupled to a carry circuit. The logic modules are coupled in a series carry arrangement between the cluster carry input node and the second input of the cluster carry output circuit such that the least significant bit of an arithmetic logic circuit can be programmably placed in any of the logic modules.

REFERENCES:
patent: 3728532 (1973-04-01), Pryor
patent: 5349250 (1994-09-01), New
patent: 5481206 (1996-01-01), New et al.
patent: 5724276 (1998-03-01), Rose et al.
patent: 5818255 (1998-10-01), New et al.
patent: 5898319 (1999-04-01), New
patent: 6140839 (2000-10-01), Kaviani et al.
patent: 6154053 (2000-11-01), New
patent: 6157209 (2000-12-01), McGettigan
patent: 6288570 (2001-09-01), New
patent: 6708191 (2004-03-01), Chapman et al.
patent: 6873181 (2005-03-01), Pedersen
patent: 7016932 (2006-03-01), Kantabutra et al.
patent: 7129748 (2006-10-01), McCollum et al.
patent: 7185035 (2007-02-01), Lewis et al.
patent: 7218139 (2007-05-01), Young et al.
Actel Axcelerator Family FPGAs, Detailed Specifications (v2.6) http://www.actel.com/documents/AXDetailedSpecs—DS.pdf, pp. 2-43 through 2-46, Mountain View, CA, USA.
Altera Cyclone III Device Handbook, vol. 1: http://www.altera.com/literature/hb/cyc3/cyc3—ciii51002.pdf, pp. 2-1, 2-2, 2-4, 2-5 & 2-6, San Jose, CA, USA.
Altera Stratix III Device Handbook, vol. 1: http://www.altera.com/literature/hb/stx3/stx3—siii51002.pdf, pp. 2-1, 2-13 to 2-19, San Jose, CA, USA.
Lattice LatticeSC/M Family Data Sheet, DS1004 Version 01.8, Lattice Semiconductor Corp., http://www.latticesemi.com/documents/DS1004.pdf, Nov. 2007, pp. 2-1, 2-3 to 2-6, Hillsboro, OR, USA.
Xilinx Virtex-5 User Guide, UG190 (v3.1) Sep. 11, 2007, http://www.xilinx.com/support/documentation/user—guides/ug190.pdf, pp. Cover, 168-170, San Jose, CA, USA.
Virtex 2.5 V Field Programmable Gate Arrays, Xilinx Data Book 1999, Xilinix® Corporation, Feb. 16, 1999 (Version 1.3), pp. 3-8 & 3-9, San Jose, CA, USA.
Spartan and SpartanXL Families Field Programmable Gate Arrays, Xilinx Data Book 1999, Xilinx® Corporation, Jan. 6, 1999 (Version 1.4), pp. 4-18, 4-19, & 4-20, San Jose, CA, USA.
Cyclone Architecture, Cyclone Device Handbook, vol. 1, C51002-1.5, [Internet] http://www.altera.com/literature/hb/cyc/cyc—c51002.pdf, Altera Corp., Jan. 2007, pp. 2-1, 2-10, Fig. 2-7, San Jose, CA, USA.
Cyclone II Architecture, Cyclone II Device Handbook, vol. 1, CII51002-3.1, [Internet] http://www.altera.com/literature/hb/cyc2/cyc2—cii51002.pdf, Altera Corp., Feb. 2007, p. 2-1, p. 2-6, Fig. 2-4, San Jose, CA, USA.
Stratix Architecture, S51002-3.2, Stratix Device Handbook, vol. 1, [Internet] http://www.altera.com/literature/hb/stx/ch—2—vol—1.pdf, Altera Corp., Jul. 2005, p. 2-1, p. 2-11, Fig. 2-7, San Jose, CA, USA.
Stratix II Architecture, SII51002-4.3, [Internet] http://www.altera.com/literature/hb/stx2/stx2—sii51002.pdf Altera Corp, May 2007, pp. 2-1, 2-14 to 2-19, Figs. 2-10, 2-11, 2-12, 2-13, 2-14, San Jose, CA, USA.
Cormen, Thomas H. et al., “Introduction to Algorithms,” 1990, pp. Cover pp. & 662-663, The MIT Press and McGraw-Hill Book Co.
Filo, David et al., “Technology Mapping for a Two-Output RAM-Based Field Programmable Gate Array,” European Design Automation Conf. (EDAC) 1991, p. 534-538, IEEE Computer Society Press, Los Alamitos, CA, USA.
Ling, Huey, “High-Speed Binary Adder,” IBM J. Res. Develop., vol. 25, No. 3, May 1981, pp. 156-166.
Virtex -E 1.8 V Extended Memory Field Programmable Gate Arrays, DS025-2 (V2.2), Module 2 of 4, [Internet] http://www.xilinx.com/support/documentation/data—sheets/ds025-2.pdf, Xilinx, Inc., Sep. 10, 2002, pp. 1 & p. 4, Figs. 4&5, San Jose, CA, USA.
Virtex-II Platform FPGAs: Complete Data Sheet, DS031 (v3.5), Module 2 of 4, [Internet] http://www.xilinx.com/support/documentation/data—sheets/ds031.pdf, Xilinx, Inc., Nov. 5, 2007, pp. 1 & 13, Fig. 16, San Jose, CA, USA.
Virtex-4 FPGA User Guide, UG070 (v2.4), [Internet] http://www.xilinx.com/support/documentation/user—guides/ug070.pdf, Xilinx, Inc., Apr. 10, 2008, Cover page, p. 185, Fig. 5-2, San Jose, CA, USA.
Virtex-5 FPGA User Guide, UG190 (v4.1), http://www.xilinx.com/support/documentation/user—guides/ug190.pd, Xilinx, Inc., Apr. 25, 2008, pp. Cover, 173, Fig. 5-3, San Jose, CA, USA.

Affiliated with

Also associated with

Rating

Flexible carry scheme for field programmable gate arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible carry scheme for field programmable gate arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible carry scheme for field programmable gate arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4205666