Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1997-07-14
2000-01-25
Myers, Paul R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710131, 709251, G06F 1338, G06F 1300
Patent
active
060187824
ABSTRACT:
A single chip integrated circuit comprises a plurality of modules interconnected in an on-chip network. The modules are processors or memory devices or hybrids. An inter-module link provides an electrical path for data communication among the modules. The modules are connected to the inter-module link by inter-module ports, with at least one inter-module port coupled between an associated module and the inter-module link. The inter-module link electrically couples the inter-module ports and provides a communications pathway between the modules. Each inter-module port provides a common, universal interface to any of the modules, i.e., modules of different types are connectable to any inter-module port. Each inter-module port operates to receive data from the inter-module link, to determine if the data from the inter-module link is addressed to the associated module, to provide the data from the inter-module link to the associated module if the inter-module port determines that the data from the inter-module link is addressed to the associated module, to accept data from the associated module for transmission on the inter-module link, and to transmit the data from the associated module on the inter-module link. The on-chip network may also include an inter-module network switch for joining circuits of the inter-module link and routing data packets from one inter-module links to another or an inter-chip network bridge to join two single chip integrated circuits into a single communications network and route data packets from modules on one computer chip to modules on another computer chip.
REFERENCES:
patent: 4468734 (1984-08-01), Lanier et al.
patent: 4939724 (1990-07-01), Ebersole
patent: 5191652 (1993-03-01), Dias et al.
patent: 5383191 (1995-01-01), Hobgood et al.
patent: 5394389 (1995-02-01), Kremer
patent: 5539747 (1996-07-01), Ito et al.
patent: 5546403 (1996-08-01), Yamamoto et al.
patent: 5590124 (1996-12-01), Robins
patent: 5761516 (1998-06-01), Rostoker et al.
patent: 5859983 (1999-01-01), Heller et al.
Itano, et al "HIRB: A Hierarchical Ring Bus" University of Tsukuba, Japan, Proceedings of the Nineteenth Annual Hawaii International Conference on System Sciences, 1986, pp. 206-213.
Kubiatowicz et al, "The Alweife CMMU: Addressing the Multiprocessor Communications Gap," Extended Abstract for Hot Chips '94, 1994, pp. 1-3.
Kubiatowicz et al, "The Anatomy of a Message in the Alewife Multiprocessor," Proceedings of the International Conference on Supercomputing (ICS) 1993, pp. 195-206, Jul. 1993.
Gustavson, D.B., "Scalable Coherent Interface and Related Standards Projects," IEEE vol. 12, No. 1, pp. 10-22, Feb. 1992.
Cha, et al, "Simulated Behaviour of Large Scale SCI Rings and Tori," Depts. of Engineering and Computer Science, University of Cambridge, United Kingdom, pp. 1-21, Proceedings of 5th IEEE Symposium on Parallel and Distributed Processing, Dallas, Texas, Dec. 1993.
Franklin, et al, "ARB: A Hardware Mechanism for Dynamic Reordering of Memory References," IEEE Transactions on Computers, vol. 45, No. 5, May 1996, pp. 552-571.
Advanced Micro Devices , Inc.
Hood Jeffrey C.
Myers Paul R.
Stephenson Eric A.
LandOfFree
Flexible buffering scheme for inter-module on-chip communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flexible buffering scheme for inter-module on-chip communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible buffering scheme for inter-module on-chip communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2323838