Flexible block clock generation circuit for providing clock sign

Details Flexible block clock generation circuit for providing clock sign Flexible block clock generation circuit for providing clock sign

1995-06-06

1997-01-14

Westin, Edward P.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 96, H03K 19177

Patent

active

055943659

ABSTRACT:
The programmable logic device (PLD) of this invention includes two or more programmable logic blocks interconnected by a programmable switch matrix that includes a programmable input switch matrix (input switch matrix) and a programmable centralized switch matrix (centralized switch matrix). Each programmable logic block receives input signals only from the centralized switch matrix. The output signals from a programmable logic block are coupled to a plurality of input/output (I/O) pins by an output switch matrix. The output signals from the programmable logic block are also fed directly to the programmable input switch matrix. In addition, an input macrocell couples the signal on an I/O pin driving the input macrocell, i.e., the associated I/O pin, to the programmable input switch matrix. Each programmable logic block includes a programmable logic array, a programmable logic allocator, and programmable logic macrocells. The PLD includes a block clock generation circuit. In the block clock generation circuit, a plurality of programmable block multiplexers provide a plurality of clock signals to a programmable macrocell clock multiplexer in a macrocell of the PLD.

REFERENCES:
patent: 4717912 (1988-01-01), Harvey et al.
patent: 4742252 (1988-05-01), Agrawal
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4771285 (1988-09-01), Agrawal et al.
patent: 4789951 (1988-12-01), Birkner et al.
patent: 4879481 (1989-11-01), Pathak et al.
patent: 4931671 (1990-06-01), Agrawal
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5130574 (1992-07-01), Shen et al.
patent: 5151623 (1992-09-01), Agrawal
patent: 5191243 (1993-03-01), Shen et al.
patent: 5204556 (1993-04-01), Shankar
patent: 5220214 (1993-06-01), Pedersen
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5359242 (1994-10-01), Veenstra
Stan Kopec et al., "Obtaining 70MHz Performance in the MAX Architecture", Electronic Engineering, vol. 63, No. 773, May 1991, pp. 69, 70, 72, 74.
Doug Conner, "PLD Architectures Require Scrutiny", EDN Electrical Design News, vol. 34, No. 20, Sep. 28, 1989, pp. 91, 93, 94, 96, 98, 100.
Steve Landry, "Application--Specific IC's Relying on RAM, Implement Almost any Logic Function", Electronic Design, vol. 33, No. 25, Oct. 1985, pp. 123-128, 130.
"Introduction to pLSI and ispLSI", pLSI and ispLSI Databook & Handbook, Lattice Semiconductor Corp., (undated), pp. 1--1 through 1-8.
"pLSI 1032 programmable Large Scale Integration", Rev. A., Lattice Semiconductor Corp., Jan. 1992, pp. 2-1 through 2-29.
"EPM7032 EPLD, High-Performance 32-Macrocell Device", Data Sheet, Altera Corp., Ver. 1, Dec. 1991, pp. 1-15.
Om P. Agrawal, "AMD's Next Generation MACH.TM. 3xx/4xx Family Breaks New PLD Density/Speed Barrier", Conference Record, Wescon 92, Nov. 1992, pp. 100-106.
Raymond Leung et al., "A 7.5 ns 350mW BiCMOS PAL.RTM.-type Device", Proceedings of the 1989 IEEE Custom Integrated Circuits Conference, May 1989, pp. 5.6.1-5.6.4.

Affiliated with

Also associated with

Rating

Flexible block clock generation circuit for providing clock sign does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexible block clock generation circuit for providing clock sign, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexible block clock generation circuit for providing clock sign will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1390988