Flexibility of design of a bus interconnect block for a data...

Details Flexibility of design of a bus interconnect block for a data... Flexibility of design of a bus interconnect block for a data...

2006-10-03

2006-10-03

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output process timing

C710S060000, C710S052000

Reexamination Certificate

active

07117277

ABSTRACT:
A method and design tool are provided for modifying a design of a bus interconnect block for a data processing apparatus in order to meet a requirement for a chosen characteristic of the bus interconnect block. The bus interconnect block provides a plurality of connections via which one or more master devices may access one or more slave devices, each connection comprising one or more paths, and each path having one or more path portions separated by storage elements. The method comprises the steps of: (a) selecting one or more candidate paths from said paths; (b) for each candidate path, applying predetermined criteria to determine whether modification of the number of storage elements in said path will assist in meeting the requirement for said chosen characteristic; and (c) modifying the number of storage elements in each candidate path for which it is determined at said step (b) that modification will assist in meeting the requirement for said chosen characteristic. Such an approach allows design modifications to be made iteratively with limited impact on previously made decisions, and allows design modifications to be considered and implemented on a connection-by-connection basis.

REFERENCES:
patent: 4162535 (1979-07-01), Anderson
patent: 4731724 (1988-03-01), Michel et al.
patent: 5638291 (1997-06-01), Li et al.
patent: 5859776 (1999-01-01), Sato et al.
patent: 6023742 (2000-02-01), Ebeling et al.
patent: 6044448 (2000-03-01), Agrawal et al.
patent: 6117182 (2000-09-01), Alpert et al.
patent: 6832180 (2004-12-01), Sutera et al.
patent: 6910195 (2005-06-01), Akkiraju
ARM PrimeCell infrastructure AMBA 3 AXI Register Slice, Technical Overview, Copyright 2004.
AMBA AXI Protocol, Specification, v1.0, pp. 20-24, section 1-2 to 1-6, copyright 2003, 2004.

Affiliated with

Also associated with

Rating

Flexibility of design of a bus interconnect block for a data... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flexibility of design of a bus interconnect block for a data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flexibility of design of a bus interconnect block for a data... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3718376