Flash translation layer block indication map revision system and

Details Flash translation layer block indication map revision system and Flash translation layer block indication map revision system and

1996-09-17

2000-01-11

Cabeca, John W.

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

711202, G06F 1200

Patent

active

060147245

ABSTRACT:
A system and method of avoiding preservation of files deleted in a flash memory by indicating deletion in a File Indication Map without modifying an associated block allocation map controls transfer of files from a full flash memory erase unit to a transfer flash memory erase unit. Modified File Indication Maps are compared with prior File Indication Maps to establish file deletion and to control modification of an associated block allocation map. The prior File Indication Map in flash memory is updated after comparison is completed.

REFERENCES:
patent: 5337275 (1994-08-01), Garner
patent: 5404485 (1995-04-01), Ban
patent: 5592669 (1997-01-01), Robinson et al.
patent: 5598370 (1997-01-01), Niijima et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5630093 (1997-05-01), Holzhammer et al.
patent: 5634050 (1997-05-01), Krueger
patent: 5682497 (1997-10-01), Robinson

Affiliated with

Also associated with

Rating

Flash translation layer block indication map revision system and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash translation layer block indication map revision system and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash translation layer block indication map revision system and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1470633