Electrical computers and digital processing systems: support – Digital data processing system initialization or configuration – Loading initialization program
Patent
1998-10-05
2000-11-28
Butler, Dennis M.
Electrical computers and digital processing systems: support
Digital data processing system initialization or configuration
Loading initialization program
713 1, 710 10, G06F 906
Patent
active
061548383
ABSTRACT:
A computer system having a processor, a microcontroller, a flash ROM is provided with an address remapper for handling warm-boot events, and an arbiter for selectively assigning the ownership of the flash ROM to either the microprocessor or the microcontroller. The arbiter assigns the flash ROM initially to the microcontroller when power is initially provided to the system. After the flash ROM boots up and checks the integrity of the flash ROM and updates the content of the flash ROM with valid firmware if necessary, the microcontroller releases the flash ROM to the microprocessor to enable the computer system to proceed with the normal boot-up process. In this process, various system self tests are performed. Next, the microprocessor copies or shadows one or more portions of the flash ROM BIOS into a main memory array. After the shadow operation, the processor sets a remap bit to indicate that the ROM BIOS content has been copied into the main memory array. The setting of the remap bit enables the remapper to deflect accesses to the flash ROM. The restarting of the clock signal to the microcontroller to switch the ownership of the flash ROM back to the microcontroller. In the event that the microprocessor needs to regain access to the flash ROM contents, the microprocessor writes to the mailbox register of the arbiter to request access to the flash ROM. The microprocessor waits for a confirmation from the arbiter that the microcontroller is entering an idled mode. Next, the microprocessor halts the clock of the microcontroller. These events cause the microcontroller to float or tristate the signal lines going from the microcontroller to the flash ROM such that the microprocessor can drive the signal lines without any conflict potentials. In this manner, the microprocessor can still access the shared flash ROM after it has booted up. Thus, the system cost is reduced, the system reliability is enhanced, while the system accessibility to the flash ROM after the boot-up period is still preserved.
REFERENCES:
patent: 5022077 (1991-06-01), Bealkowski et al.
patent: 5269022 (1993-12-01), Shinjo et al.
patent: 5327531 (1994-07-01), Bealkowski et al.
patent: 5327549 (1994-07-01), Nissimov et al.
patent: 5388267 (1995-02-01), Chan et al.
patent: 5410707 (1995-04-01), Bell
patent: 5603055 (1997-02-01), Evoy et al.
patent: 5619726 (1997-04-01), Seconi et al.
patent: 5701477 (1997-12-01), Chejlaua, Jr.
patent: 5794054 (1998-08-01), Le et al.
patent: 5819087 (1998-10-01), Le et al.
patent: 5822582 (1998-10-01), Doragh et al.
patent: 5887164 (1999-03-01), Gupta
patent: 5935242 (1999-08-01), Madany et al.
Intel 486 SL Microcomputer SuperNet Programmer's Reference Manual, Intel Corp., Nov. 1992, pp. 6-28 through 6-53.
The I.sup.2 Bus and how to use it(including specifications), Philips Semiconductor I.sup.2 C Spec. information, 1993.
System Management Bus Specification, Intel Corp., Apr. 21, 1994 (Rev. 0.95).
Chart NiCd and NiMH Batteries Properly, Electronic Design, Jun. 10, 1996, pp. 118, 120, 1996, pp. 39-82.
PIC16C5X EPROM/ROM-Based 8-Bit CMOS Microcontroller Series, Microchip Data Sheet Manual, 1995-1996.
Advertisement for SAB88C166 with on-board flash EPROM, Siemens Components, Inc., Sept. 1996.
Delisle David J.
Le Hung Q.
Melo Maria Lucia
Butler Dennis M.
Nguyen Nguyen Xuan
LandOfFree
Flash ROM sharing between processor and microcontroller during b does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash ROM sharing between processor and microcontroller during b, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash ROM sharing between processor and microcontroller during b will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1735991