Flash memory with accessible page during write

Details Flash memory with accessible page during write Flash memory with accessible page during write

2006-07-18

2006-07-18

Peikari, B. James (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S005000, C711S150000, C710S053000, C710S052000, C710S061000, C365S185330, C365S189050, C365S189050

Reexamination Certificate

active

07080193

ABSTRACT:
A synchronous flash memory includes an array of non-volatile memory cells. The memory array is arranged in rows and columns, and can be further arranged in addressable blocks. Data communication connections are used for bi-directional data communication with an external device(s), such as a processor or other memory controller. In one embodiment a non-volatile synchronous memory device includes an array of memory cells arranged in a plurality of addressable banks. A bank buffer circuit is coupled to each of the banks. Each of the buffers can store data from a row of memory cells contained in a corresponding bank. A method of operating a synchronous flash memory includes storing instruction code in each array block and copying the instruction code from a first array block to a buffer circuit, during a write operation, so that the instruction code can be read from the buffer circuit during the write operation.

REFERENCES:
patent: 5041886 (1991-08-01), Lee
patent: 5537354 (1996-07-01), Mochizuki et al.
patent: 5600605 (1997-02-01), Schaefer
patent: 5657292 (1997-08-01), McClure
patent: 5666321 (1997-09-01), Schaefer
patent: 5732017 (1998-03-01), Schumann et al.
patent: 5751039 (1998-05-01), Kauffman et al.
patent: 5787457 (1998-07-01), Miller et al.
patent: 5808946 (1998-09-01), Roohparvar
patent: 5867430 (1999-02-01), Chen et al.
patent: 5889727 (1999-03-01), Hsu et al.
patent: 5913928 (1999-06-01), Morzano
patent: 5936903 (1999-08-01), Jeng et al.
patent: 5995438 (1999-11-01), Jeng et al.
patent: 6026465 (2000-02-01), Mills et al.
patent: 6077211 (2000-06-01), Vo
patent: 6137133 (2000-10-01), Kauffman et al.
patent: 6141247 (2000-10-01), Roohparvar et al.
patent: 6240040 (2001-05-01), Akaogi et al.
patent: 6418506 (2002-07-01), Pashley et al.
patent: 08221312 (1996-08-01), None
Keeth, et al., “DRAM circuit design: a tutorial,” IEEE Press, 2001, pp. 16-23, 142-153.
Micron Semiconductor Products, Inc., “2Mb, Smart 5 BIOS-Optimized Boot Block Flash Memory,”Flash Memorywww.micron.com, copyright 2000, Micron Technology, Inc., pp. 1-12.
Micron, “16 Mb: x16 SDRAM”Synchronous DRAM, www.micron.com, copyright 1999 Micron Technology, Inc., pp. 1-51.

Affiliated with

Also associated with

Rating

Flash memory with accessible page during write does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory with accessible page during write, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory with accessible page during write will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3583259