Flash memory control method and information processing system th

Details Flash memory control method and information processing system th Flash memory control method and information processing system th

1998-10-30

1999-10-26

Nguyen, Viet Q.

Static information storage and retrieval

Floating gate

Particular biasing

36518511, 36518901, 365218, G11C 700

Patent

active

059739649

ABSTRACT:
A control method and system when a flash memory is used as a semiconductor disk or a main memory in an information processing system. A semiconductor file system comprises a first nonvolatile memory electrically erasable, a second nonvolatile memory not electrically erasable, a volatile memory, a controller which controls the memories, and a control section which controls the controller wherein a physical address corresponding to a logical address specified from an external system is accessed. The first nonvolatile memory stores data for the external system to perform operations, first management information indicating the correspondence between physical addresses at which the data is stored and logical addresses, and second management information indicating a state of the first nonvolatile memory. The second nonvolatile memory previously stores interface information required for inputting and outputting the data from and to the external system and read-only data of the data. The controller has a control means for determining a physical sector address forming predetermined high-order bits of the physical address when data is output from the first nonvolatile memory or when data is input to the volatile memory, means for storing the determined physical sector address, and means for consecutively generating addresses in a sector determined by the physical sector address.

REFERENCES:
patent: 4530054 (1985-07-01), Hamstra et al.
patent: 4563752 (1986-01-01), Pelgrom et al.
patent: 4899272 (1990-02-01), Fung et al.
patent: 4924375 (1990-05-01), Fung et al.
patent: 5043940 (1991-08-01), Harari
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5245572 (1993-09-01), Kosonocky et al.
patent: 5263003 (1993-11-01), Cowles et al.
patent: 5267218 (1993-11-01), Elbert
patent: 5268870 (1993-12-01), Harari
patent: 5280447 (1994-01-01), Hazen et al.
patent: 5295255 (1994-03-01), Malecek et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5341339 (1994-08-01), Wells
patent: 5341489 (1994-08-01), Heiberger et al.
patent: 5359569 (1994-10-01), Fujita et al.
patent: 5530673 (1996-06-01), Tobita et al.
patent: 5535328 (1996-07-01), Harari et al.
patent: 5671229 (1997-09-01), Harari
patent: 5696917 (1997-12-01), Mills et al.
patent: 5696929 (1997-12-01), Hasbun
patent: 5719808 (1998-02-01), Harari
patent: 5737764 (1998-04-01), Shigeeda
patent: 5778425 (1998-07-01), Shigeeda
patent: 5805854 (1998-09-01), Shigeeda
patent: 5862083 (1999-01-01), Tobita et al.
Patent Abstracts of Japan, vol. 16, No. 382, Aug. 14, 1992.
Patent Abstracts of Japan, vol. 10, No. 30, Feb. 5, 1986.
Computer Technology Review, "Flash Memory for Top Speeds in Mobile Computing", vol. 12, No. 7, Jun. 1992, pp. 36-37.
Communications of the Association for Computing Machinery, "Asymmetric Memory Hierarchies", vol. 16, No. 4, Apr., 1973, pp. 213-222.

Affiliated with

Also associated with

Rating

Flash memory control method and information processing system th does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory control method and information processing system th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory control method and information processing system th will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-771626