Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2002-01-04
2004-08-03
Sparks, Donald (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S154000, C711S167000, C711S163000, C712S037000, C712S205000, C712S245000, C712S248000
Reexamination Certificate
active
06772276
ABSTRACT:
BACKGROUND
This invention relates to flash memory devices and methods and apparatus for commanding and controlling flash memory devices.
Flash memory devices are solid state non-volatile memory devices that allow users to electrically program and erase information. Flash memory devices typically support both read and write cycles that respectively allow data to be read from and programmed into the flash memory. In the earliest flash memory devices, data and address buses internal to the flash memory had to be carefully controlled by a CPU or other external processor to perform even the simplest of tasks such as writing data to or reading data from a flash memory cell. As flash memory devices have matured, external processors have been relieved of this burden by incorporating state machines into the flash memory devices.
A state machine is a logical device whose current state or status is determined by its previous state or status. Each command received by a state machine determines not only what action the state machine will take (depending upon its current state), but also determines the next logical state the state machine will occupy. State machines can be implemented as hard-wired logic devices, or as microcontrollers configured to execute a state machine algorithm.
The incorporation of state machines into flash memory devices has allowed flash memory devices to autonomously perform simple tasks like programming and erasing data without external processor control. As a result, an external processor can issue a high level command to a flash memory device, and the state machine within the device can autonomously interpret the command, and perform the tasks that are necessary to execute the command. As the state machine performs these tasks, it can set bits in a status register that can be monitored by the external processor to determine the command's execution status.
Currently, state machines incorporated into flash memory devices are hard-wired by device design to autonomously interpret predetermined write cycles as commands, and to execute hard-wired or predetermined algorithms to fulfill those commands. As a result, currently available flash memory devices are only capable of interpreting the limited number of predetermined commands that have been logically designed into their state machines. As new features requiring new commands are developed for flash memory devices, new state machines must be specifically designed and developed to interpret and execute the new commands. Developing new state machines whenever new commands are developed for flash memory devices is a time-consuming process that is both inflexible and subject to logical design errors.
REFERENCES:
patent: 5224212 (1993-06-01), Rosenthal et al.
patent: 5491660 (1996-02-01), Ashmore, Jr.
patent: 5537627 (1996-07-01), Dahlberg
patent: 5546561 (1996-08-01), Kynett et al.
patent: 5664169 (1997-09-01), Dahlberg
patent: 5719880 (1998-02-01), Leung
patent: 5905902 (1999-05-01), O'Connor
patent: 6069827 (2000-05-01), Sinclair
patent: 6181432 (2001-01-01), Furuya
patent: 6205084 (2001-03-01), Akaogi
patent: 6385688 (2002-05-01), Mills et al.
patent: 6553491 (2003-04-01), Dover
patent: 2001/0049770 (2001-12-01), Cai et al.
patent: 1 164 594 (2001-12-01), None
patent: WO02/067268 (2002-08-01), None
Baker, A., et al., 3.3V 16Mb flash memory with advanced write automation:,Proceedings of the 1994 IEEE International Solid-State Circuits Conference, XP002237839, pp. 146-147, Feb. 1994.
Chace Christian P.
Intel Corporation
Sparks Donald
Wisor Rita M.
LandOfFree
Flash memory command abstraction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory command abstraction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory command abstraction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3336121