Flash memory circuit for supporting an IDE apparatus

Details Flash memory circuit for supporting an IDE apparatus Flash memory circuit for supporting an IDE apparatus

2006-01-19

2009-11-10

Tsai, Sheng-Jen (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

Reexamination Certificate

active

07617353

ABSTRACT:
The present invention provides a flash memory circuit for accessing an IDE apparatus. This flash memory circuit includes a flash memory controller, a latch circuit and an IDE apparatus. The flash memory controller outputs a latch signal to control the latch circuit to access a special address signal and output a RD/WR signal. The RD/WR signal is used to access data from the IDE apparatus according to the special address signal.

REFERENCES:
patent: 6507881 (2003-01-01), Chen
patent: 6778436 (2004-08-01), Piau et al.
patent: 2004/0049627 (2004-03-01), Piau et al.
patent: 2007/0124525 (2007-05-01), Shen et al.
patent: 2007/0208900 (2007-09-01), Tee et al.
patent: 426851 (2001-03-01), None
patent: M280495 (2005-11-01), None

Affiliated with

Also associated with

Rating

Flash memory circuit for supporting an IDE apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory circuit for supporting an IDE apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory circuit for supporting an IDE apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4089018