Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2008-11-07
2010-02-16
Tran, Andrew Q (Department: 2824)
Static information storage and retrieval
Floating gate
Particular connection
C365S185140, C365S185260, C365S185030, C365S185230, C365S185190, C365S185120, C365S185110
Reexamination Certificate
active
07663921
ABSTRACT:
Systems and methods are disclosed including memory cells arranged in sectors. In one exemplary implementation, each memory cell may include a top gate, a source, a top gate line coupling memory cells in a sector, and a word line coupling memory cells together. Moreover, the top gate line may be dynamically coupled to the word line. Other exemplary implementations may relate to drivers for driving the word line and/or top gate line, multilevel memory cell, and/or floating gate line features.
REFERENCES:
patent: 5946235 (1999-08-01), Kramer et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 6002620 (1999-12-01), Tran et al.
patent: 6282145 (2001-08-01), Tran et al.
patent: 6324092 (2001-11-01), Jong et al.
patent: 6396745 (2002-05-01), Hong et al.
patent: 6504755 (2003-01-01), Katayama et al.
patent: 6593177 (2003-07-01), Lee
patent: 6687162 (2004-02-01), Hsueh et al.
patent: 6747310 (2004-06-01), Fan
patent: 6788595 (2004-09-01), Nguyen et al.
patent: 7035151 (2006-04-01), Tran et al.
patent: 7046552 (2006-05-01), Chen et al.
patent: 7149110 (2006-12-01), Tran et al.
patent: 7282411 (2007-10-01), Kanamitsu et al.
patent: 7325177 (2008-01-01), Tran et al.
patent: 7567458 (2009-07-01), Tran et al.
patent: 2005/0269622 (2005-12-01), Klinger
patent: 2007/0147111 (2007-06-01), Tran et al.
patent: 2007/0147131 (2007-06-01), Tran et al.
patent: 2009/0052248 (2009-02-01), Tran et al.
Choi Steve
Hoang Loc B.
Hsueh Sheng-Hsiung
Ly Anh
Nguyen Hung Quoc
DLA Piper (LLP) US
Silicon Storage Technology, Inc.
Tran Andrew Q
LandOfFree
Flash memory array with a top gate line dynamically coupled... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash memory array with a top gate line dynamically coupled..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory array with a top gate line dynamically coupled... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4231851