Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
2001-10-22
2004-04-06
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S098000, C326S093000, C327S208000
Reexamination Certificate
active
06717441
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to logic circuits, and more particularly to domino logic circuits.
BACKGROUND
With the growing complexity of modern computer systems, designers are constantly seeking more efficient methods to reduce power and cost, while increasing speed. Generally, the major components in a computer system are formed from the combination of millions of logic gates. Typically, the power, cost, and speed of the components correlate to the operation efficiency of these logic gates. By significantly improving the performance of the logic gate, the overall performance of the computer system can be improved.
One type of well known logic circuit is a domino logic circuit which has a series of logic gates coupled together. Specifically, domino logic circuits have dynamic gates and static gates coupled together in a serial fashion such that the gates alternate between dynamic and static. Typically, the dynamic gates are simple and fast because they do not use p-type metal oxide semiconductor (“PMOS”) transistors to propagate an input signal.
Rather, the dynamic gates use a PMOS transistor only for precharging each of the dynamic gates. Conversely, conventional static gates are more complex and include a complementary PMOS network, which is comprised of a plurality of interconnected PMOS transistors. The PMOS network results in an increase in capacitance experienced during the evaluation phase. The increased capacitance results in slower switching speeds, which results in lower system performance.
Moreover, conventional static gates often include two or more PMOS which are stacked together, which requires that the transistors be upsized, which further increases the capacitance experienced through the gate. Therefore, conventional static gates are known to act as a bottle neck for the domino logic circuit.
REFERENCES:
patent: 5384493 (1995-01-01), Furuki
patent: 5455528 (1995-10-01), Partovi et al.
patent: 5777491 (1998-07-01), Hwang et al.
patent: 5917355 (1999-06-01), Klass
patent: 6028454 (2000-02-01), Elmasry et al.
patent: 6331791 (2001-12-01), Huang
Alvandpour Atila
Krishnamurthy Ram K.
Larsson-Edefors Per
Soumyanath Krishnamurthy
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Tan Vibol
LandOfFree
Flash [II]-Domino: a fast dual-rail dynamic logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Flash [II]-Domino: a fast dual-rail dynamic logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash [II]-Domino: a fast dual-rail dynamic logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3270305