Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Incorporating resilient component
Patent
1999-03-15
2000-06-27
Picardat, Kevin M.
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Incorporating resilient component
438113, H01L 2144
Patent
active
060806036
ABSTRACT:
In a method for mounting a sheet-like microelectronic element, the sheet-like element comprises a dielectric layer having a top surface and a bottom surface and is first bonded to an expansion ring. The expansion ring is then heated to stretch the sheet-like element. A frame ring, having an external diameter smaller than the internal diameter of the expansion ring, is then bonded to the sheet-like element. A plurality of leads are formed on the bottom surface of the sheet-like element, the leads including bonding pads. In other embodiments, a method is provided for bonding bond pads on a sheet-like microelectronic element to contacts on a microelectronic component.
REFERENCES:
patent: 3373481 (1968-03-01), Lins et al.
patent: 3795037 (1974-03-01), Luttmer
patent: 3811186 (1974-05-01), Larnerd et al.
patent: 3825353 (1974-07-01), Loro
patent: 3842189 (1974-10-01), Southgate
patent: 3952404 (1976-04-01), Matunami
patent: 4067104 (1978-01-01), Tracy
patent: 4142288 (1979-03-01), Flammer et al.
patent: 4326663 (1982-04-01), Oettel
patent: 4447857 (1984-05-01), Marks et al.
patent: 4520562 (1985-06-01), Sade et al.
patent: 4629957 (1986-12-01), Walteis et al.
patent: 4661192 (1987-04-01), McShaen
patent: 4667219 (1987-05-01), Lee et al.
patent: 4721995 (1988-01-01), Tanizawa
patent: 4751199 (1988-06-01), Phy
patent: 4785137 (1988-11-01), Samuels
patent: 4793814 (1988-12-01), Zifcak et al.
patent: 4812191 (1989-03-01), Ho et al.
patent: 4893172 (1990-01-01), Matsummoto et al.
patent: 4926241 (1990-05-01), Carey
patent: 4949158 (1990-08-01), Ueda
patent: 4954877 (1990-09-01), Fox et al.
patent: 4955523 (1990-09-01), Calomagno et al.
patent: 5047830 (1991-09-01), Grabbe
patent: 5049085 (1991-09-01), Reylek et al.
patent: 5055907 (1991-10-01), Jacobs
patent: 5057460 (1991-10-01), Rose
patent: 5067007 (1991-11-01), Kanji et al.
patent: 5086337 (1992-02-01), Noro et al.
patent: 5131852 (1992-07-01), Grabbe et al.
patent: 5152695 (1992-10-01), Grabbe et al.
patent: 5166099 (1992-11-01), Ueda et al.
patent: 5173055 (1992-12-01), Grabbe
patent: 5192716 (1993-03-01), Jacobs
patent: 5197892 (1993-03-01), Yoshizawa et al.
patent: 5210939 (1993-05-01), Mallik et al.
patent: 5230931 (1993-07-01), Yamazaki et al.
patent: 5254811 (1993-10-01), Ludden et al.
patent: 5286680 (1994-02-01), Cain
patent: 5346861 (1994-09-01), Khandros et al.
patent: 5528083 (1996-06-01), Malladi et al.
patent: 5913109 (1999-06-01), Distefano et al.
"Method of Testing Chips and Joining Chips to Substrates", Research Disclosure, Feb. 1991, No. 322, Kenneth Mason Publication Ltd., England.
IBM Technical Disclosure Bulletin, vol. 36, No. 07, Jul. 1993.
Distefano Thomas
Faraci Anthony B.
Smith John W.
Picardat Kevin M.
Tessera Inc.
LandOfFree
Fixtures and methods for lead bonding and deformation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fixtures and methods for lead bonding and deformation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fixtures and methods for lead bonding and deformation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1783603