Fixed point unit power reduction mechanism for superscalar...

Details Fixed point unit power reduction mechanism for superscalar... Fixed point unit power reduction mechanism for superscalar...

2005-11-08

2005-11-08

Cao, Chun (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

Reexamination Certificate

active

06963988

ABSTRACT:
A system and methods for reducing power consumption in a computing device during the execution of a tight loop. When a tight loop is being executed, the data cache, the directory look up unit, and the address translation unit are disabled until a carry-out detector indicates that a new cache line needs to be fetched from the data cache.

REFERENCES:
patent: 4398245 (1983-08-01), Fujita
patent: 5138703 (1992-08-01), Igarashi
patent: 5357618 (1994-10-01), Mirza et al.
patent: 5870574 (1999-02-01), Kowalczyk et al.
patent: 6138223 (2000-10-01), Check et al.
patent: 6678789 (2004-01-01), Shibayama
patent: 6678815 (2004-01-01), Mathews et al.
patent: 6757817 (2004-06-01), Booth

Affiliated with

Also associated with

Rating

Fixed point unit power reduction mechanism for superscalar... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fixed point unit power reduction mechanism for superscalar..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fixed point unit power reduction mechanism for superscalar... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3463039