Fitting for incremental compilation of electronic designs

Details Fitting for incremental compilation of electronic designs Fitting for incremental compilation of electronic designs

1997-10-27

2000-08-15

Lintz, Paul R.

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

G06F 1750

Patent

active

061029645

ABSTRACT:
A technique is disclosed for efficiently placing logic cells from an electronic design during an incremental recompile. This is accomplished by fixing in place as many logic cells as possible during the recompile procedure. To understand how this works, recognize than an "original electronic design" has already been fully compiled. Now, a user has made one or more changes to the original electronic design to produce a "changed electronic design." The disclosed technique fits the changed electronic design, during incremental recompile, without effecting too much of the logic previously fit during compilation of the original electronic design. Initially, a compiler attempts to fit logic cells of the changed portion of the electronic design onto available logic elements of the hardware device while confining logic cells from the unchanged portion of the changed electronic design to their original positions.
If this fails, the compiler allows logic cells from the unchanged portion of the changed electronic design to shift by a limited amount to other logic elements within the target hardware device. At first, this shifting is fairly constrained in order to preserve as much of the original compilation's placement as possible. However, if fitting can not be accomplished under these constraints, gradually the constraints are lifted, until a fit is achieved.

REFERENCES:
patent: 3617714 (1971-11-01), Kernighan
patent: 5111413 (1992-05-01), Lazansky et al.
patent: 5301318 (1994-04-01), Mittal
patent: 5335320 (1994-08-01), Iwata et al.
patent: 5341308 (1994-08-01), Mendel
patent: 5436849 (1995-07-01), Drumm
patent: 5442790 (1995-08-01), Nosenchuck
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5513124 (1996-04-01), Trimberger et al.
patent: 5526517 (1996-06-01), Jones et al.
patent: 5537295 (1996-07-01), Van Den Bout et al.
patent: 5541849 (1996-07-01), Rostoker et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5583759 (1996-12-01), Tredennick et al.
patent: 5636133 (1997-06-01), Chesebro et al.
patent: 5661660 (1997-08-01), Freidin
patent: 5670895 (1997-09-01), Kazarian
patent: 5691912 (1997-11-01), Duncan
patent: 5696454 (1997-12-01), Trimberger
patent: 5712794 (1998-01-01), Hong
patent: 5721912 (1998-02-01), Stepczyk et al.
patent: 5724251 (1998-03-01), Heavlin
patent: 5754441 (1998-05-01), Tokunoh et al.
patent: 5812847 (1998-09-01), Joshi et al.
patent: 5825661 (1998-10-01), Drumm
patent: 5831863 (1998-11-01), Scepanovic et al.
patent: 5859776 (1999-01-01), Sato et al.
patent: 5867396 (1999-02-01), Parlour
patent: 5867399 (1999-02-01), Rostoker et al.
patent: 5870308 (1999-02-01), Dangelo et al.
patent: 5875112 (1999-02-01), Lee
patent: 5896521 (1999-04-01), Shackleford et al.
patent: 5903475 (1999-05-01), Gupte et al.
Wang et al., "Incremental Netlist Compilation for IKOS Hardware Logic Simulator", IEEE 1989, pp. pq-3.1-pq-3.4.
Jones, "Fast Incremental Netlist Compilation of Hierarchical Schematics," IEEE 1989, pp. 326-329.
Limaiem and Ammar "A Computer Assisted Process Planning System Based on Optimization Criteria Compromises," IEEE International Symposium on Assembly and Task Planning, Aug. 1995, p. 101-106.
Mace and Diamond "Use of Programmable Logic Devices as an Aid to System Design," IEE Colloquium on Programmable Logic Devices for Digital Systems Implementation, 1990, p. 1/1-1/5.
Ginetti and Bresen "Modifying the netlist after Placement for Performance Improvement," 1993 IEEE Custom Integrated Circuits Conference, p. 9.2.1-9.2.4.
Peter Ramyalal Suaris, et al., "A Quadrisection-Based Combined Place and Route Scheme for Standard Cells," Mar. 1989, pp. 234-244, IEEE.

Affiliated with

Also associated with

Rating

Fitting for incremental compilation of electronic designs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fitting for incremental compilation of electronic designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fitting for incremental compilation of electronic designs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2002052