First tier cache memory preventing stale data storage

Details First tier cache memory preventing stale data storage First tier cache memory preventing stale data storage

2005-03-01

2005-03-01

Elmore, Reba I. (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S119000, C711S130000

Reexamination Certificate

active

06862669

ABSTRACT:
An apparatus includes a compute engine coupled to a first tier cache memory including a data array. The first tier cache receives memory access requests from the compute engine. A second tier cache memory is coupled to the first tier cache to receive memory access requests for memory locations not owned by the first tier cache. To avoid stale data storage, the first tier cache does not load the data array with data returned by the second tier cache under the following condition—the second tier cache returns the data in response to a cacheable load operation from a memory location after the compute engine issues a subsequent store operation to the same memory location.

REFERENCES:
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5721855 (1998-02-01), Hinton et al.
patent: 6093636 (2000-07-01), Carter et al.
patent: 6223260 (2001-04-01), Gujral et al.
patent: 6287955 (2001-09-01), Wang et al.
patent: 6374329 (2002-04-01), McKinney et al.
patent: 6405289 (2002-06-01), Arimilli et al.
patent: 6430654 (2002-08-01), Mehrotra et al.
patent: 6498399 (2002-12-01), Chung et al.
patent: 6539457 (2003-03-01), Mulla et al.
patent: 20010042190 (2001-11-01), Tremblay et al.
patent: 20020007443 (2002-01-01), Gharachorloo et al.
patent: 20020052125 (2002-05-01), Shaffer, II et al.
patent: 20020123240 (2002-09-01), Gallagher et al.
Harmon, William “32-Bit Bus Master Ethernet Interface for the 68030 (Using the Macintosh SE/30),” Apr. 1993.
Troutman, Denise “DP83916EB-AT: High Performance AT Compatible Bus Master Ethernet Adapter Card,” Nov. 1992.
Shanley, Tom, “Pentium Pro Processor System Architecture,” PC System Architecture Series, Mindshare, Inc. pp. 1-200 and 461-463.

Affiliated with

Also associated with

Rating

First tier cache memory preventing stale data storage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with First tier cache memory preventing stale data storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and First tier cache memory preventing stale data storage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3417113