First-in first-out memory system with shift register fill...

Details First-in first-out memory system with shift register fill... First-in first-out memory system with shift register fill...

2006-10-31

2006-10-31

Nguyen, Hiep T. (Department: 2187)

Electrical computers and digital processing systems: memory

Address formation

Incrementing, decrementing, or shifting circuitry

C365S189040

Reexamination Certificate

active

07130984

ABSTRACT:
An electronic device (10). The device comprises a memory structure (12) comprising an integer M of word storage locations. The device further comprises a write shift register (SRWT) for storing a sequence of bits. The sequence in the write shift register comprises a number of bits equal to a ratio of 1/R1times the integer M. The device further comprises circuitry (16) for providing a write clock cycle to the write shift register for selected write operations with respect to any of the word storage locations. In response to each write clock cycle, received from the circuitry for providing the write clock cycle, the write shift register shifts the sequence in the write shift register. Further, one bit in the sequence in the write shift register corresponds to an indication of one of the memory word storage locations into which a word will be written. The device further comprises a read shift register (SRRD) for storing a sequence of bits. The sequence in the read shift register comprises a number of bits equal to a ratio of 1/R2times the integer M. The device further comprises circuitry (16) for providing a read clock cycle to the read shift register for selected read operations with respect to any of the word storage locations. In response to each read clock cycle, received from the circuitry for providing the read clock cycle, the read shift register shifts the sequence in the read shift register. Further, one bit in the sequence in the read shift register corresponds to an indication of one of the memory word storage locations from which a word will be read. Lastly, the device comprises circuitry (18x) for evaluating selected bits in the sequence in the write register relative to selected bits in the sequence in the read register for detecting a level of data fullness in the memory structure.

REFERENCES:
patent: 5345419 (1994-09-01), Fenstermaker et al.
patent: 5473756 (1995-12-01), Traylor
patent: 5812465 (1998-09-01), Knaack et al.
patent: 6696854 (2004-02-01), Momtaz et al.
patent: 6857043 (2005-02-01), Lee et al.

Affiliated with

Also associated with

Rating

First-in first-out memory system with shift register fill... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with First-in first-out memory system with shift register fill..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and First-in first-out memory system with shift register fill... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3664952