First-in-first-out memory system and method for providing same

Details First-in-first-out memory system and method for providing same First-in-first-out memory system and method for providing same

2004-11-19

2008-03-18

Sparks, Donald (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S109000, C711S154000

Reexamination Certificate

active

07346739

ABSTRACT:
First-in-first-out (FIFO) memory system and method for providing the same is described. In one example, a dual-port memory circuit includes first storage locations for defining a plurality of FIFOs, second storage locations for storing status information for each of the FIFOs, a first port, and a second port. The first port includes a write data terminal for receiving write data and a write address terminal for receiving write addresses. Each of the write addresses includes a first portion for selecting a FIFO of the FIFOs and a second portion for selecting a storage location in the dual-port memory circuit. The second port includes a read data terminal for providing read data and a read address terminal for receiving read addresses. Each of the read addresses includes a first portion for selecting a FIFO of the FIFOs and a second portion for selecting a storage location in the dual-port memory circuit.

REFERENCES:
patent: 4942553 (1990-07-01), Dalrymple et al.
patent: 5083269 (1992-01-01), Syobatake et al.
patent: 5426756 (1995-06-01), Shyi et al.
patent: 5898893 (1999-04-01), Alfke
patent: 6041370 (2000-03-01), Guyt
patent: 6308249 (2001-10-01), Okazawa
patent: 6337893 (2002-01-01), Pontius
patent: 6366529 (2002-04-01), Williams et al.
patent: 6366530 (2002-04-01), Sluiter et al.
patent: 6389490 (2002-05-01), Camilleri et al.
patent: 6401148 (2002-06-01), Camilleri
patent: 6405269 (2002-06-01), Ebeling et al.
patent: 6434642 (2002-08-01), Camilleri et al.
patent: 6687255 (2004-02-01), Holm et al.
patent: 6751723 (2004-06-01), Kundu et al.
patent: 6838902 (2005-01-01), Elftmann et al.
patent: 6864710 (2005-03-01), Lacey et al.
patent: 6934198 (2005-08-01), Lowe et al.
patent: 6937172 (2005-08-01), Lowe et al.
patent: 6956776 (2005-10-01), Lowe et al.
patent: 7038952 (2006-05-01), Zack et al.
patent: 7106098 (2006-09-01), Zack et al.
patent: 7254677 (2007-08-01), Lowe et al.
Clifford E. Cummings and Peter Alfke; “Simulation and Synthesis Techniques for Asynchronous FIFO Design with Asynchronous Pointer Comparisons”; Re. 1.1; SNUG San Jose 2002; pp. 1-18.
Xilinx, Inc.; “170 MHz FIFOs Using the Virtex Block SelectRAM+ Feature”; XAPP131 (v 1.7); Mar. 26, 2003; available from Xilinx, 2100, Logic Drive, San Jose, California 95124; pp. 1-7.
Xilinx, Inc.; “Synchronous and Asynchronous FIFO Designs”; XAPP 051 (Version 2.0); Sep. 17, 1996; available from Xilinx, 2100 Logic Drive, San Jose, California 95124; pp. 1-12.
Xilinx, Inc.; “Asynchronous FIFO in Virtex-II FPGAs”; TechXclusives; downloaded Apr. 12, 2004 from http:// support.xilinx.com/xlnx/xweb/sil—tx—printfriendly.jsp?BV—SessionID=@@@@116 ...; pp. 1-3.

Affiliated with

Also associated with

Rating

First-in-first-out memory system and method for providing same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with First-in-first-out memory system and method for providing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and First-in-first-out memory system and method for providing same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3977390