Static information storage and retrieval – Read/write circuit – Serial read/write
Patent
1982-08-13
1985-03-26
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Serial read/write
364134, G11C 700
Patent
active
045077606
ABSTRACT:
A first-in, first-out queue has a random access memory (RAM) for storing a plurality of information words, seriatim. A controller is used to insure that only after a complete message, comprising the information words, has been received will a word of that message be read out. Three pointers are used to effect this result. A read pointer addresses the location in the RAM from where a word may be read. A write pointer addresses the location in the RAM where a word may be entered. A third pointer addresses the location in the RAM where the last word of a complete message is stored.
REFERENCES:
patent: 2907004 (1959-09-01), Chien et al.
patent: 3553651 (1971-01-01), Bird et al.
patent: 3633173 (1972-01-01), Edge
patent: 3818461 (1974-06-01), Ward et al.
patent: 3979733 (1976-09-01), Fraser
patent: 4151609 (1979-04-01), Moss
patent: 4163291 (1979-07-01), Suzuki
patent: 4222102 (1980-09-01), Jansen
IBM Technical Disclosure Bulletin, vol. 24, No. 3, Aug. 1981, (New York US), Cary et al.: "Data Buffer Management", pp. 1502-1503.
IBM Technical Disclosure Bulletin, vol. 20, No. 8, Jan. 1978, (New York US), Chapman et al.: "Data Management in a Circular Buffer", pp. 3309-3310.
AT&T Bell Laboratories
Fears Terrell W.
Nimtz Robert O.
LandOfFree
First-in, first-out (FIFO) memory configuration for queue storag does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with First-in, first-out (FIFO) memory configuration for queue storag, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and First-in, first-out (FIFO) memory configuration for queue storag will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1297957