Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1999-08-30
2003-09-02
Iqbal, Nadeem (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S057000
Reexamination Certificate
active
06615374
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to the field of integrated circuit devices. More particularly, the present invention relates to the field of error detection for integrated circuit devices.
2. Description of Related Art
Integrated circuit devices such as microprocessors, memory controllers, input/output controllers, etc., typically encounter various device and data error conditions in performing their functions. Such devices record detected error conditions by setting a corresponding bit in an error status register within the device. The location of the bit within the error status register corresponds to the error condition detected. Exemplary error conditions include hardware failures, parity errors, single-bit and multiple-bit error correcting code (ECC) errors, communication protocol violations, etc. Error handling may be performed by reading the error status register to identify any detected error conditions and performing suitable techniques to contain an error condition, possibly recover from the error condition, and/or reset the device.
BRIEF SUMMARY OF THE INVENTION
An error condition associated with an integrated circuit device function is detected. Whether the detected error condition is a first detected error condition is determined, and, if so, the detected error condition is identified as the first detected error condition.
REFERENCES:
patent: 3831148 (1974-08-01), Greenwald et al.
patent: 3873819 (1975-03-01), Greenwald
patent: 4769761 (1988-09-01), Downes et al.
patent: 5099485 (1992-03-01), Bruckert et al.
patent: 5490250 (1996-02-01), Reschke et al.
patent: 5513346 (1996-04-01), Satagopan et al.
patent: 6070253 (2000-05-01), Tavallaei et al.
patent: 6269460 (2001-07-01), Snover
LandOfFree
First and next error identification for integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with First and next error identification for integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and First and next error identification for integrated circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3014628