Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2001-06-11
2004-08-03
Elmore, Reba I. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S103000, C711S152000, C711S170000
Reexamination Certificate
active
06772307
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to the field of memory devices and, more specifically, to protection of data stored within memory devices.
BACKGROUND
A motherboard is the main circuit board inside a computer system that connects directly or indirectly to every part of the computer system. The motherboard contains processors, memories, control chipsets and various buses used to link the motherboard components with various hardware devices such as a display, a drive, a keyboard, etc.
In order for a computer system to function, the computer's operating system needs to be configured to communicate with the computer system's devices. A Basic Input Output System (BIOS) is used for this configuration. The BIOS resides in a non-volatile memory device, such as a flash memory, hereinafter referred to as a BIOS memory. The BIOS includes low-level code, referred to as boot code, that enables communication between the computer's operating system and hardware devices. The boot code provides the initial instructions for power on self-test (POST) and booting system files. When a computer system is powered on, the boot code is fetched from BIOS memory and placed into a random access memory (RAM) for execution (although some boot code may be executed directly from the BIOS memory). The boot code is executed, for example, to load the operating system into the system's processor.
The BIOS memory is typically tested by memory manufacturers to verify compliance with specifications before shipment to a motherboard manufacturer. The motherboard manufacturer, such as an original equipment manufacturer (OEM), then programs the code into the BIOS memory. The BIOS memory can then be configured for its regular operation. As such, a BIOS memory may have different interfaces for each of these modes, for example, a programming mode and an operation mode. The particular mode is selected prior to power-up or before return from reset. The programming mode may be used as a programming interface for OEMs to use during motherboard manufacturing or component pre-programming. The programming interface is generally not intended for use during regular computer operations. The operation interface is used to operate with the control chipsets during platform operations.
The use of different interfaces allows for security and manageability features, while also allowing for the component to be tested and programmed quickly with automated test equipment (ATE) and memory programmers in the OEM's manufacturing flow. One of the security features is the ability to protect certain sections, or blocks, of the BIOS memory from accidental or intentional corruption during such a process. A BIOS memory may come in different sizes, for example, 8 Megabits (Mb, also referred to as 1 Megabyte (MB)) and 4 Mb (½ MB). Each BIOS memory has a set of contiguous blocks. Typically block granularity may be 65536 bytes (64 KB). As such, on an 8 Mb BOIS BIOS memory, there may be 16 blocks as illustrated in FIG.
1
.
Prior BIOS memories use the top most block (e.g., block
15
of an 8 Mb) to store critical code, such as the boot code. Access to the boot code stored in the top most block may be controlled by a top block lock (TBL) input. The TBL input is configured to receive a signal that when held low (active) prevents program or block erase operations in the top most block. BIOS memories may also include a write protect (WP) input that serves the same function as TBL for the remaining blocks: all blocks except the top block. The WP input operates independently from the TBL input and does not affect the lock status of the top block.
Currently, the TBL input of a BIOS memory provides protection only on the top most (e.g., 64 Kbyte size) block of the BIOS. Due to boot code sizes growing greater than block granularity, the top block lock feature of prior BIOS memories may not meet newer security requirements.
REFERENCES:
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5197034 (1993-03-01), Fandrich et al.
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5293424 (1994-03-01), Holtey et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5369754 (1994-11-01), Fandrich et al.
patent: 5438546 (1995-08-01), Ishac et al.
patent: 5442704 (1995-08-01), Holtey
patent: 5509134 (1996-04-01), Fandrich et al.
patent: 5513136 (1996-04-01), Fandrich et al.
patent: 5592641 (1997-01-01), Fandrich et al.
patent: 5673222 (1997-09-01), Fukumoto
patent: 5704035 (1997-12-01), Shipman
patent: 5822251 (1998-10-01), Bruce et al.
patent: 5844986 (1998-12-01), Davis
patent: 5886582 (1999-03-01), Stansell
patent: 5890191 (1999-03-01), Espinor et al.
patent: 5954818 (1999-09-01), Dalvi
patent: 5974500 (1999-10-01), Maletsky
patent: 5991197 (1999-11-01), Ogura
patent: 6009495 (1999-12-01), DeRoo et al.
patent: 6026016 (2000-02-01), Gafken
patent: 6031757 (2000-02-01), Chuang et al.
patent: 6058048 (2000-05-01), Kwon
patent: 6081664 (2000-06-01), Nowlin, Jr.
patent: 6154819 (2000-11-01), Larsen
patent: 6154837 (2000-11-01), Fudeyasu et al.
patent: 6182187 (2001-01-01), Cox et al.
patent: 6205548 (2001-03-01), Hasbun
patent: 6209069 (2001-03-01), Baltar
patent: 6240519 (2001-05-01), James et al.
patent: 6330635 (2001-12-01), Stafford
patent: 6377486 (2002-04-01), Lee
patent: 6446179 (2002-09-01), Baltar
patent: 6591328 (2003-07-01), Iida et al.
patent: 6633964 (2003-10-01), Zimmer et al.
patent: 2002/0144050 (2002-10-01), Zimmer et al.
Intel 82802AB/82802AC Firmware Hub (FWH), Datasheet, Intel Corp., May 1999, 44 pages.
International Search Report in connection with Int'l Application PCT/US99/09462 (8 pages).
“How Cellular Pirates Have Thwarted Efforts To Outsmart Them,” by G. Naik, Wall Street Journal, p. B1, Mar. 16, 1995.
“Cellular Carriers Try New Tricks to Beat Bandits,” G. Naik, Wall Street Journal, p. B1, Mar. 16, 1995.
Bulusu Mallik
Nguyen Tom Long
Blakely , Sokoloff, Taylor & Zafman LLP
Elmore Reba I.
LandOfFree
Firmware memory having multiple protected blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Firmware memory having multiple protected blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Firmware memory having multiple protected blocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3360607