FinFET CMOS with NVRAM capability

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S315000

Reexamination Certificate

active

06657252

ABSTRACT:

BACKGROUND OF THE INVENTION
TECHNICAL FIELD
The present invention relates generally to the field of semiconductor manufacturing and, more specifically, to a FinFET CMOS device and method for fabricating a FinFET CMOS device with NVRAM capability.
The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.
Data is stored in memory. In general, memory can be Read Only Memory (ROM) or RAM, Random Access Memory. Most RAMs, including DRAM and SRAM, are volatile. That is, when power is removed, the data contained in the DRAM or SRAM cells are lost. Non-Volatile Random Access Memory or NVRAM is memory which retains its data contents despite power failure. Examples of NVRAM include FLASH, electrically erasable reprogrammable read-only memory or EEPROM and electrically programmable read-only memory or EPROM.
NVRAM has been accomplished by the incorporation of a floating gate structure into the transistors of memory devices. Floating gates are comprised of conductive material which is electrically insulated from surrounding structures. A floating gate may be placed between gate insulator material and a second gate where the second gate may be a control gate. Floating gates can be charged using tunneling techniques (sometimes referred to as Fowler-Nordheim tunneling) where a large voltage is applied between the control gate and the substrate resulting in a charge accumulating in the floating gate, or another technique well known in the art, hot-electron programming. Once the floating gate has been charged, because the floating gate is electrically isolated in the circuit, that charge remains intact without the requirement of being refreshed. The level of charge accumulation in floating gate structures can be carefully controlled. Floating gate structures have been used to implement neural-network-type hardware.
Previously, the incorporation of floating gate structures into the transistors of memory devices has been accomplished using traditional semiconductor fabrication techniques to build traditional FET structures. However, the need to remain cost and performance competitive requires that these floating gate structures be incorporated into semiconductor devices in higher densities to allow for the reduction in size of semiconductor devices. Thus, there is a need for improved device structures and methods of fabrications of floating gates that provide NVRAM capability in smaller devices.
BRIEF SUMMARY OF THE INVENTION
It is thus an object of the present invention to provide NVRAM capability for high density semiconductor devices.
In one aspect, the present invention an NVRAM comprises the steps of providing an SOI wafer and defining a Fin on the SOI wafer; providing gate insulator on at least one vertical surface of the Fin; depositing floating gate material over the gate insulator; depositing insulator material on the floating gate material to form the floating gate isolation; depositing control gate material over the isolated floating gate material; removing a portion of the control gate material to expose source and drain regions of the Fin, and implanting to form source/drain regions in the exposed regions of the Fin.
In another aspect, the invention is an NVRAM device comprising a transistor body having two sides; a gate insulator on both of the sides of the transitor body; and first and second floating gates on said gate insulator and disposed on respective sides of said transistor body.


REFERENCES:
patent: 5041886 (1991-08-01), Lee
patent: 5256584 (1993-10-01), Hartmann
patent: 5455792 (1995-10-01), Yi
patent: 5468663 (1995-11-01), Bertin et al.
patent: 5739567 (1998-04-01), Wong
patent: 6033957 (2000-03-01), Burns, Jr. et al.
patent: 6040218 (2000-03-01), Lam
patent: 6107141 (2000-08-01), Hsu et al.
patent: 6108239 (2000-08-01), Sekariapuram et al.
patent: 6114725 (2000-09-01), Furukawa et al.
patent: 6133098 (2000-10-01), Ogura et al.
patent: 6143636 (2000-11-01), Forbes et al.
patent: 6157061 (2000-12-01), Kawata
patent: 6174771 (2001-01-01), Leu
patent: 6198125 (2001-03-01), Yamazaki et al.
patent: 408162547 (1996-06-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

FinFET CMOS with NVRAM capability does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FinFET CMOS with NVRAM capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FinFET CMOS with NVRAM capability will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3161924

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.