Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-02-20
1998-12-01
Vo, Don N.
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375376, 370517, 370519, 331 25, H03D 324
Patent
active
058449540
ABSTRACT:
A device and method for reducing phase jitter in digital phase locked loop applications resulting in smaller clock skews between application specific integrated circuits (ASICs). Phase jitter is reduced by a fine resolution digital delay line (20) comprising both coarse stages (variable delay element 24) for rough/fast phase adjustment and fine stages (fine resolution delay element 22) for precise delay adjustment when phase lock is near.
REFERENCES:
patent: 5109394 (1992-04-01), Hjerpe et al.
Andresen Bernhard H.
Casasanta Joseph A.
Keeney Stanley C.
Martin Robert C.
Satoh Yoshinori
Donaldson Richard L.
Neerings Ronald O.
Texas Instruments Incorporated
Vo Don N.
LandOfFree
Fine resolution digital delay line with coarse and fine adjustme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fine resolution digital delay line with coarse and fine adjustme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fine resolution digital delay line with coarse and fine adjustme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2401402