Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-01-30
2010-11-23
Gurley, Lynne A (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE27112
Reexamination Certificate
active
07838948
ABSTRACT:
In an embodiment, an apparatus includes a first field effect transistor including a first source contact region, a first drain contact region and a first plurality of fins overlying a substrate, a first gate overlying the first plurality of fins, the first source contact region coupled to first ends of the first plurality of fins, and a second field effect transistor including a second source contact region, a second drain contact region, and a second plurality of fins overlying the substrate, a second gate overlying the second plurality of fins, and an interconnection contact region overlying the substrate, electrically coupling the first drain contact region and the second source contact region and abutting the first and the second pluralities of fins.
REFERENCES:
patent: 6060911 (2000-05-01), Schultz et al.
patent: 6169314 (2001-01-01), Wong
patent: 6924178 (2005-08-01), Beintner
patent: 6924560 (2005-08-01), Wang et al.
patent: 6967351 (2005-11-01), Fried et al.
patent: 6970373 (2005-11-01), Datta et al.
patent: 6977837 (2005-12-01), Watanabe et al.
patent: 7282772 (2007-10-01), Anderson et al.
patent: 2004/0099885 (2004-05-01), Yeo et al.
patent: 2004/0217408 (2004-11-01), Hofmann et al.
patent: 2005/0094434 (2005-05-01), Watanabe et al.
patent: 2007/0045736 (2007-03-01), Yagishita
patent: 20050063674 (2005-06-01), None
Doyle, B., et al., “Tri Gate Fully Depleted SMOS Transistors: Fabrication, Design and Layout”,2003 Symposium on VLSI Technology, Digest of Technical Papers, (2003), 2 pgs.
Yang, F.-L. , et al., “35 nm CMOS FinFETS”,2002 Symposium on VLSI Technology, Digest of Technical Papers, (2002), 2 pgs.
Yu, B. , et al., “FinFET Scaling to 10 nm Gate Length”,Digest, International Electron Devices Meeting(IEDM'02), (2002), 4 pgs.
“Korean Application Serial No. 2008-0009276, Office Action mailed Nov. 17, 2009”, 7 pgs.
Gurley Lynne A
Infineon - Technologies AG
Matthews Colleen A
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Fin interconnects for multigate FET circuit blocks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Fin interconnects for multigate FET circuit blocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fin interconnects for multigate FET circuit blocks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4202708