Filtering basic instruction segments in a processor...

Details Filtering basic instruction segments in a processor... Filtering basic instruction segments in a processor...

2006-06-13

2006-06-13

Peikari, B. James (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S118000, C711S123000, C711S128000, C711S133000, C711S134000

Reexamination Certificate

active

07062607

ABSTRACT:
Power conservation may be achieved in a front end system by disabling a segment builder unless program flow indicates a sufficient likelihood of segment reuse. Power normally spent in collecting decoded instructions, detecting segment beginning and end conditions and storing instruction segments is conserved by disabling those circuits that perform these functions. An access filter may maintain a running count of the number of times instructions are read from an instruction cache and may enable the segment construction and storage circuits if the running count meets or exceeds a predetermined threshold.

REFERENCES:
patent: 4575814 (1986-03-01), Brooks, Jr. et al.
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5461699 (1995-10-01), Arbabi et al.
patent: 5586279 (1996-12-01), Pardo et al.
patent: 5860095 (1999-01-01), Iacobovici et al.
patent: 5889999 (1999-03-01), Breternitz, Jr. et al.
patent: 5913223 (1999-06-01), Sheppard et al.
patent: 5924092 (1999-07-01), Johnson
patent: 5966541 (1999-10-01), Agarwal
patent: 5974538 (1999-10-01), Wilmot, II
patent: 6000006 (1999-12-01), Bruce et al.
patent: 6073213 (2000-06-01), Peled et al.
patent: 6076144 (2000-06-01), Peled et al.
patent: 6185675 (2001-02-01), Kranich et al.
patent: 6189140 (2001-02-01), Madduri
patent: 6216200 (2001-04-01), Yeager
patent: 6233678 (2001-05-01), Bala
patent: 6279103 (2001-08-01), Warren
patent: 6339822 (2002-01-01), Miller
patent: 6351844 (2002-02-01), Bala
patent: 6385697 (2002-05-01), Miyazaki
patent: 6393551 (2002-05-01), Singh et al.
patent: 6412050 (2002-06-01), Jourdan et al.
patent: 6427188 (2002-07-01), Lyon et al.
patent: 6470425 (2002-10-01), Yamashiroya
patent: 6507921 (2003-01-01), Buser et al.
patent: 6535959 (2003-03-01), Ramprasad et al.
patent: 6681297 (2004-01-01), Chauvel et al.
patent: 2002/0078327 (2002-06-01), Jourdan et al.
The Block-Based Trace Cache, Published in May 1999 under Black, Bryan et al. at Department of Electrical and Computer Engineering Carnegie Mellon University in Pittsburgh.
Conte et al, “Optimization of Instruction Fetch Mechanisms for High Issue Rates,”Proceedings of the 22ndAnnual Int'l. Symposium on Computer Architecture, Jun. 22-24, 1995, Santa Margherita Ligure, Italy, pp. 333-344.
Dutta et al, “Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors,”Proceedings of the 28thInt'l. Symposium on Microarchitecture, Nov. 29-Dec. 1, 1995, Ann Arbor, MI, pp. 258-263.
Hennessy et al.,Computer Organization and Design: the hardware/software interface, 2ndEdition, Morgan Kaufmann Publishers, San Francisco, CA, 1998, p. 570.
Johnson, Mike,Superscalar Microprocessor Design,PTR Prentice-Hall, Englewood Cliffs, New Jersey, 1991, Chapter 10, pp. 177-202.
Jourdan et al, “eXtended Block Cache,” Intel Corporation, Intel Israel, Haifa, 31015, Israel, pp. 1-10.
McFarling, Scott, “Combining Branch Predictors,” Jun. 1993, WRL Technical Note TN-36, Digital Western Research Laboratory, Palo Alto, CA, 25 pp.
Michaud et al, “Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors,”Proceedings of the 1999 Int'l. Conference on Parallel Architectures and Compilation Techniques, Oct. 12-16, 1999, Newport Beach, CA, pp. 2-10.
Patel et al, “Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing,”Proceedings of the 25thAnnual Int'l. Symposium on Computer Architecture, Jun. 27-Jul. 1, 1998, Barcelona, Spain, pp. 262-271.
Reinman et al, “A Scalable Front-End Architecture for Fast Instruction Delivery,”Proceedings of the 26thInt'l. Symposium on Computer Architecture, May 2-4, 1999, Atlanta, GA, pp. 234-245.
Rotenberg et al, “Trace Processors,”Proceedings of 30thAnnual IEEE/ACM International Symposium on Microarchitecture, Dec. 1, 1997, Research Triangle Park, NC, pp. 138-148.
Solomon et al., “Micro-Operation Cache: A Power Aware Frontend for Variable Instruction Length ISA,”ISLPED '01, Aug. 6-7, 2001, Huntington Beach, CA, pp. 4-9.
Seznec et al, “Multiple-Block Ahead Branch Predictors,”Proceedings of the 7thInt'l. Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1-4, 1996, Cambridge, MA, pp. 116-127.
Yeh et al, “Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache,”Proceedings of the 7thInt'l. Conference on Supercomputing, Jul. 1993, Tokyo, Japan, pp. 67-76.
Bellas et al, “Architectural and Compiler Techniques for Energy Reduction in High Performance Microprocessors”,IEEE Transactions on VLSI Systems, vol. 8, No. 3, Jun. 2000.
Black et al, “The Block-Based Trace Cache”, Proceedings of the 26th Intl. Symposium on Computer Architecture, IEEE Computer Society TCCA, ACM SIGARCH, Atlanta, Georgia, May 2-4, 1999.
Friendly et al, “Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism”, 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, Dec. 1-3, 1997.
Intrater et al, “Performance Evaluation if a Decoded Instruction Cache for Variable Instruction-Length Computers”, 19th Annual Intl. Symposium on Computer Architecture, Gold Coast, Australia, May 19-21, 1992.
Jacobson et al, “Path-Based Next Trace Prediction”, 30th Annual IEEE/ACM Intl. Symposium on Microarchitecture, Research Triangle Park, North Carolina, Dec. 1-3, 1997.
Manne et al, “Pipeline Gating: Speculation Control for Energy Reduction”, Proceedings, 25th Annual Intl. Symposium on Computer Architecture, IEEE Computer Society Tech. Comm. on Computer Architecture, ACM SIGARCH, Barcelona, Spain, Jun. 27-Jul. 1, 1998.
Glaskowsky, Peter N., “Pentium 4 (Partially) Previewed”,Microprocessor Report, vol. 14, Archive 8, pp. 1, 11-13, Aug. 2000.
Papworth, David B., “Tuning the Pentium Pro Microarchitecture”,IEEE Micro, IEEE Computer Society, vol. 16, No. 2, Apr. 1996.
Upton, Michael, “The Intel Pentium® 4 Processor”, http://www.intel.com/pentium4, Oct. 2000.
Rotenberg et al, “Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching”, Proceedings, 29th Annual IEEE/ACM Intl. Symposium on Microarchitecture, MICRO-29, IEEE Computer Society Tech. Comm. on Microprogramming and Microarchitecture, Assn. for Computing Machinery SIGMICRO, Paris, France, Dec. 2-4, 1996.
Jourdan et al, eXtended Block Cache, Proceedings 6thIntl. Symposium on High-Performance Computer Architecture HPCA-6, Toulouse, France, Jan. 8-12, 2000.

Affiliated with

Also associated with

Rating

Filtering basic instruction segments in a processor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Filtering basic instruction segments in a processor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Filtering basic instruction segments in a processor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3707383