FIFO overflow management

Details FIFO overflow management FIFO overflow management

2001-01-26

2004-04-20

Elamin, Abdelmoniem (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S053000, C711S165000, C711S159000, C711S154000, C711S118000, C711S221000

Reexamination Certificate

active

06725299

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to FIFO apparatus and, in particular, to the use of such apparatus in a pipeline processor arrangement.
BACKGROUND
The performance of individual submodules in a pipeline processor arrangement depends on the incoming command and/or data rate, and the complexity of operation on those commands and/or data that the submodule is required to perform. The time taken by a submodule to execute a command varies according to the complexity of the command and also to the stall direction and frequency of the downstream submodule. In those cases where the rate of execution of commands varies for two neighboring pipeline submodules, a first-in-first-out register apparatus (FIFO) of a predetermined length is usually inserted between the submodules to absorb some latencies associated with the first (upstream) submodule while the second (downstream) submodule is stalled or busy. The size of the FIFO is usually a compromise between performance and cost, unfortunately there may never be an optimum size as the stall pattern may greatly vary for the two submodules involved.
SUMMARY OF THE INVENTION
It is an object of the present invention to substantially overcome, or at least ameliorate one or more deficiencies with existing arrangements.
In accordance with one aspect of the present invention there is disclosed a method of improving the performance of a pipeline system in which a FIFO is incorporated in said pipeline between an upstream processing module and a downstream processing module, each of said modules having access to a common external memory, said method being characterised by:
detecting when said FIFO is substantially full and transferring commands from said upstream module to said external memory; and
interpreting commands from each of said FIFO and said external memory to said downstream module to determine a source of following ones of said commands.
In accordance with another aspect of the present invention there is disclosed a pipelined processor system comprising:
an upstream processor module;
a downstream processor module;
a FIFO arrangement coupling an output of said upstream module to an input of said downstream module to thus form a processor pipeline;
a memory module accessible by each of said processor modules; and
an overload arrangement by which a filling of said FIFO arrangement is detected and said output of said upstream module is directed for intermediate storage in said memory module and by which said downstream module can interpret commands received from each of said FIFO arrangement and said memory module to determine a source of subsequent commands.
Other aspects of the invention are also disclosed.


REFERENCES:
patent: 5696990 (1997-12-01), Rosenthal et al.
patent: 5841722 (1998-11-01), Willenz
patent: 5892979 (1999-04-01), Shiraki et al.
patent: 5893924 (1999-04-01), Bahls et al.
patent: 6044419 (2000-03-01), Hayek et al.

Affiliated with

Also associated with

Rating

FIFO overflow management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with FIFO overflow management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FIFO overflow management will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3233932