Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-12-10
2004-06-22
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C326S037000, C326S039000, C712S001000, C712S032000
Reexamination Certificate
active
06754881
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to network processors and specifically to network processors that are field programmable.
BACKGROUND OF THE INVENTION
Network processors, the engines that control and route Internet traffic must constantly evolve to meet increasing performance demands, provide new functions and support new hardware and software interfaces. The amount of time available to design and produce these processor chips is shrinking in order to meet today's time to market demands. These network processors are designed primarily using one of two methods:
1. A general purpose network processor (NP) chip produced in volume by the NP manufacturer, sold to multiple customers and customized with software to implement customer-specific functions.
2. Application specific integrated circuit (ASIC) chips where customer-specific functions are implemented in hardware and produced in smaller volumes for a single customer.
There are advantages and disadvantages to both of these approaches. The general purpose network processor is generally more cost-effective than the ASIC solution because a single part number can be produced in large quantities and be purchased for a lower cost than a low-volume custom chip solution and can also provide faster time to market because customer-specific functions are coded in software, not implemented in hardware. The disadvantage is that the customer-specific functions are limited to the performance achievable with software, which may be significantly slower than if the function were implemented in silicon.
The primary advantage of the custom ASIC solution is performance because the hardware is optimized to each customer's function. The obvious drawback is the cost and time-to-market associated with developing customer-specific hardware.
In both the general purpose NP chip and ASIC implementations, the chip designer must decide on exactly what functions and input/output (I/O) interfaces will be supported before committing the design to silicon. Changes required to support changing I/O standards or fix errors found in high-risk logic result in costly hardware respins and potential loss of market.
What is needed is the ability to combine the flexible features on the programmable general purpose processor with the ability to adapt that hardware in the field to customer-specific functions, implement bug fixes and respond to changing I/O interface standards.
The present invention addresses such a need.
SUMMARY OF THE INVENTION
A network processor is disclosed. The network processor comprises a plurality of standard cells; and at least one field programmable gate array (FPGA) cell that can communicate with at least one of the standard cells. The at least one FPGA cell can provide a specified function based upon field programming techniques to allow for customization of the network processor.
Utilizing a method and system in accordance with the present invention, a network processor can be customized to implement a variety of functions in hardware using embedded FPGA macros. The combined technology of ASIC standard cells plus FPGA cells enables fast time-to-market for new designs while optimizing cost and performance. In addition, the combined ASIC plus FPGA on a single die allows the chip developer to use proven standard cell macros for common logic and programmable cells for high-risk logic. Through a system and method in accordance with the present invention a business process is also provided whereby an ASIC customer can either submit a custom logic file to a vendor or choose from a library of functions to program into the FPGA portion of the chip.
REFERENCES:
patent: 6134173 (2000-10-01), Cliff et al.
patent: 6173419 (2001-01-01), Barnett
patent: 6178541 (2001-01-01), Joly et al.
patent: 6181159 (2001-01-01), Rangasayee
patent: 6182206 (2001-01-01), Baxter
patent: 6182247 (2001-01-01), Hermann et al.
patent: 6191614 (2001-02-01), Schultz et al.
patent: 6209118 (2001-03-01), LaBerge
patent: 6211697 (2001-04-01), Lien et al.
patent: 6219819 (2001-04-01), Vashi et al.
patent: 6219833 (2001-04-01), Solomon et al.
patent: 6223148 (2001-04-01), Stewart et al.
patent: 6223313 (2001-04-01), How et al.
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6230119 (2001-05-01), Mitchell
patent: 6237021 (2001-05-01), Drummond
patent: 6247147 (2001-06-01), Beenstra et al.
patent: 6249143 (2001-06-01), Zaveri et al.
patent: 6252422 (2001-06-01), Patel et al.
patent: 6253267 (2001-06-01), Kim et al.
patent: 6256296 (2001-07-01), Ruziak et al.
patent: 6260087 (2001-07-01), Chang
patent: 6260182 (2001-07-01), Mohan et al.
patent: 6260185 (2001-07-01), Sasaki et al.
patent: 6272451 (2001-08-01), Mason et al.
patent: 6545501 (2003-04-01), Bailis et al.
patent: 2002/0122386 (2002-09-01), Calvignac et al.
http://www.chipcenter.com/pld/products_500-599/prod578.htm, Product Review from Adaptive Silicon, Inc. (ASi), “Adaptive Silicon Announces FPGA Core,” EETIMES Network, Mar. 12, 2001, pp. 1-4.*
http://www.eetimes.com/printableArticle?doc_id+OEG20000818S0011: Craig Matsumoto, “Lucent hybrid combines FPGA, ASIC features,” EETIMES, Aug. 18, 2000, p. 1.*
htt;://www.chipcenter.com/asic/products_100-199/prod143.html: “Editor's Choice, Tensilica Unveils Support Network,” EETIMES Network, Oct. 9, 2000, pp. 1-2.*
http://www.mdronline.com/publications/epw/issues/epw_116.html: Cary D. Snyder, “Embedded Processor Watch,” Sep. 19, 2000, pp. 1-5.*
http://www.chipcenter.com/asic/products_100-199/prod104.html: Lucent Introduces the ORCA Series 4 FPGA, EETIMES Network, Jul. 3, 2000, pp. 1-5.*
Bombana et al. “IP-based design of custom Field Programmable Network Processors,” IEEE, 1998, pp. 467-471.*
R. T. Bailis et al., U.S. Pending patent application Ser. No. 10/016772 (docket RPS920010126US1), “Method and System for Use of an Embedded Field Programmable Gate Array Interconnect for Flexible I/O Connectivity”.
R. T. Bailis et al., U.S. Pending patent application Ser. No. 10/016449 (docket RPS920010127US1), “Method and System for Use of a Field Programmable Gate Array Function within an Application Specific Integrated Circuit (ASIC) to Enable Creation of a Debugger Client within the ASIC”.
R. T. Bailis et al., U.S. Pending patent application Ser. No. 10/016448 (docket RPS920010128US1), “Method and System for Use of a Field Programmable Function within an Application Specific Integrated Circuit (ASIC) to Access Internal Signals for External Observation and Control”.
R. T. Bailis et al., U.S. Pending patent application Ser. No. 10/015922 (docket RPS920010129US1), “Method and System for Use of a Field Programmable Interconnect within an ASIC for Configuring the ASIC”.
R. T. Bailis et al., U.S. Pending patent application Ser. No. 10/015920 (docket RPS920010130US1), “Method and System for Use of a Field Programmable Function within a Chip to Enable Configurable I/O Signal Timing Characteristics”.
R. T. Bailis et al., U.S. Pending patent application Ser. No. 10/015923 (docket RPS920010131US1), “Method and System for Use of a Field Programmable Function within a Standard Cell Chip for Repair of Logic Circuits”.
R. T. Bailis et al., U.S. Pending patent application Ser. No. 10/015921 (docket RPS920010132US1), “Method and System for Use of a Field Programmable Gate Array (FPGA) Cell for Controlling Access to On-Chip Functions of a System on a Chip (SOC) Integrated Circuit”.
Kuhlmann Charles Edward
Lingafelt Charles Steven
Noel, Jr. Francis Edward
Rincon Ann Marie
Strole Norman Clark
International Business Machines - Corporation
Sawyer Law Group
Siek Vuthe
LandOfFree
Field programmable network processor and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field programmable network processor and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable network processor and method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3355795