Field programmable gate array with integrated debugging faciliti

Details Field programmable gate array with integrated debugging faciliti Field programmable gate array with integrated debugging faciliti

1995-10-13

1998-07-07

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 16, 371 222, H03K 19177

Patent

active

057774897

ABSTRACT:
A number of enhanced logic elements (LEs) are provided to form a FPGA. Each enhanced LE comprises a multiple input-single output truth table, and a complementary pair of master-slave latches having a data, a set and a reset input. Each enhanced LE further comprises a plurality of multiplexers and buffers, and control logic. Additionally, the improved FPGA further comprises a network of crossbars, a context bus, a scan register, and a plurality of trigger circuitry. As a result, each LE may be individually initialized, its signal state frozen momentarily, the frozen state be read, trace data be output, and trigger inputs be conditionally generated. Furthermore, the enhanced LEs may be used for "level sensitive" as well as "edge sensitive" circuit design emulations.

REFERENCES:
patent: 3106698 (1963-10-01), Unger
patent: 3287702 (1966-11-01), Borck, Jr. et al.
patent: 3287703 (1966-11-01), Slotnik
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4020469 (1977-04-01), Manning
patent: 4541071 (1985-09-01), Ohmori
patent: 4642487 (1987-02-01), Carter
patent: 4669061 (1987-05-01), Bhavsar
patent: 4700187 (1987-10-01), Furtek
patent: 4706216 (1987-11-01), Carter
patent: 4722084 (1988-01-01), Morton
patent: 4740919 (1988-04-01), Elmer
patent: 4758985 (1988-07-01), Carter
patent: 4768196 (1988-08-01), Jou et al.
patent: 4786904 (1988-11-01), Graham
patent: 4791602 (1988-12-01), Resnick
patent: 4835705 (1989-05-01), Fujino et al.
patent: 4849928 (1989-07-01), Hauck
patent: 4870302 (1989-09-01), Freeman
patent: 4876466 (1989-10-01), Kondou et al.
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4942577 (1990-07-01), Ozaki
patent: 4974226 (1990-11-01), Fujimori et al.
patent: 5023775 (1991-06-01), Poret
patent: 5084874 (1992-01-01), Whetsel, Jr.
patent: 5450415 (1995-09-01), Kamada
patent: 5530706 (1996-06-01), Josephson et al.
patent: 5553082 (1996-09-01), Connor et al.
Manning, "An Approach to Highly Integrated, Computer-Maintained Cellular Arrays", IEEE Transactions on Computers, vol. C-26, No. 6, Jun. 1977, pp. 536-552.
Minnick, "Survey of MIcrocellular Research," Stanford Research Institute Project 5876 (Contract AF 19(628)-5828), Jul. 1966.
Minnick, "Cutpoint Cellular Logic," IEEE Transactions On Electronic Computers, Dec. 1964, pp. 685-698.
Jump et al, "Microprogrammed Arrays," IEEE Transactions on Computers, vol. C-21, No. 9, Sep. 1972, pp. 974-984.
Gentile et al, "Design of Switches for Self-Reconfiguring VLSI Array Structures," Microprocessing and Microprogramming, North-Holland, 1984, pp. 99-108.
Sami et al, "Reconfigurable Architectures for VLSI Processing Arrays," AFIPS Conference Proceedings, 1983 National Computer Conference, May 16-19, 1983, pp. 565-577.
Kautz et al, "Cellular Interconnection Arrays," IEEE Transactions On Computers, vol. C-17, No. 5, May 1968, pp. 443-451.
Kautz, "Cellular Logic-in-Memory Arrays," IEEE Transactions On Computers, vol. C-18, No. 8, Aug. 1969, pp. 719-727.
Shoup, "Programmable Cellular Logic Arrays," Doctoral Thesis (Carnegie-Mellon University; DARPA Contract No. F44620-67-C-0058), Mar. 1970.
Manning, Automatic Test, Configuration, And Repair of Cellular Arrays, Doctoral Thesis MAC TR-151 (MIT), Jun. 1975.
Wynn, "Designing With Logic Cell Arrays," ELECTRO/87 and Mini-Micro Northeast Conference Record, 1987.
Wynn, "In-Circuit Emulation for ASIC-Based Designs," VLSI Systems Design, Oct. 1986, pp. 38-45.
Anderson, "Restructurable VLSI Program" Report No. ESD-TR-80-192 (DARPA Contract No. F19628-80-C-002), Mar. 31,1980.
"The Programmable Gate Array Design Handbook," First Edition, Xilinx, 1986, pp. 1-1 to 4-33.

Affiliated with

Also associated with

Rating

Field programmable gate array with integrated debugging faciliti does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Field programmable gate array with integrated debugging faciliti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable gate array with integrated debugging faciliti will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1210014