Field programmable gate array having testable antifuse programmi

Details Field programmable gate array having testable antifuse programmi Field programmable gate array having testable antifuse programmi

1997-09-17

2000-06-27

Santamauro, Jon

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 37, 326 41, H01L 2500, H03K 19177

Patent

active

060811293

ABSTRACT:
A programming architecture for a field programmable gate array (FPGA) employing antifuses is disclosed. To test the integrity of programming conductors, programming transistors, routing wire segments and a combinatorial portion of a logic module of the unprogrammed FPGA (see FIG. 16), a combination of digital logic values is supplied onto the inputs of the combinatorial portion in a test mode. A defect is determined to exist if the correct digital value is not then output by the combinatorial portion. The digital value output by the combinatorial portion is captured in the flip-flop of the logic module and is shifted out of the FPGA in a scan out test mode. A programming transistor, programming conductor and routing wire segment structure is also disclosed which facilitates such testing. In one embodiment (see FIG. 15), the gate of no programming transistor coupled to an output routing wire segment of the logic module (such as transistor 216) is permanently connected to the gate of any programming transistor coupled to an input routing wire segment of the logic module (such as transistors 200, 201 and 202).

REFERENCES:
patent: 4439804 (1984-03-01), Riddle et al.
patent: 4758745 (1988-07-01), Elgamal et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 5053909 (1991-10-01), Suzuki et al.
patent: 5055718 (1991-10-01), Galbraith et al.
patent: 5083083 (1992-01-01), El-Ayat et al.
patent: 5132563 (1992-07-01), Fujii et al.
patent: 5194759 (1993-03-01), El-Ayat et al.
patent: 5196724 (1993-03-01), Gordon et al.
patent: 5208530 (1993-05-01), El-Ayat et al.
patent: 5220213 (1993-06-01), Chan et al.
patent: 5243226 (1993-09-01), Chan
patent: 5302546 (1994-04-01), Gordon et al.
patent: 5304871 (1994-04-01), Dharmarajan et al.
patent: 5327024 (1994-07-01), Cox
patent: 5336986 (1994-08-01), Allman
patent: 5341030 (1994-08-01), Galbraith
patent: 5347519 (1994-09-01), Cooke et al.
patent: 5367207 (1994-11-01), Goetting et al.
patent: 5391942 (1995-02-01), El-Ayat et al.
patent: 5397939 (1995-03-01), Gordon et al.
patent: 5416367 (1995-05-01), Chan et al.
patent: 5424655 (1995-06-01), Chua
patent: 5469396 (1995-11-01), Eltoukhy
patent: 5477167 (1995-12-01), Chua
patent: 5479113 (1995-12-01), Gamal et al.
patent: 5495181 (1996-02-01), Kolze
patent: 5498979 (1996-03-01), Parlour et al.
patent: 5502315 (1996-03-01), Chua et al.
patent: 5525909 (1996-06-01), McCollum
patent: 5526312 (1996-06-01), Eltoukhy
patent: 5528600 (1996-06-01), El Ayat et al.
patent: 5534793 (1996-07-01), Nasserbakht
patent: 5537056 (1996-07-01), McCollum
patent: 5544070 (1996-08-01), Cox et al.
patent: 5557136 (1996-09-01), Gordon et al.
patent: 5572476 (1996-11-01), Eltoukhy
patent: 5594361 (1997-01-01), Campbell
patent: 5614818 (1997-03-01), El Ayat et al.
patent: 5654649 (1997-08-01), Chua
Xilinx, "The Programmable Logic Data Book", pp. 8-11 through 8-36 (1994). No Month.
S. Brown, et al., "Field Programmable Gate Arrays", pp. 1-43 and 88-202 (1992).
S. Trimberger, "Field Programmable Gate Array Technology", pp. 1-14 and 98-170 (1994).
D. Pellerin, et al., "Practical Design Using Programmable Logic", pp. 84-98 (1991).
Advanced Micro Devices, PAL Device Book and Design Guide, pp. 2-236 through 2-247 (1993).
QuickLogic, Data Book, pp. 1-5 through 2-11 and 6-3 through 6-18 (1995).
Actel, FPGA Data Book and Design Guide, pp. ix-xv, 1-5 through 1-34, 1-51 through 1-101, 1-153 through 1-222, 3-1 through 4-56 (1995). Has No Month .
Xilinx, "The Programmable Gate Array Design Hand Book", First Edition, pp. 1-9 through 2-73 (1986).

Affiliated with

Also associated with

Rating

Field programmable gate array having testable antifuse programmi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Field programmable gate array having testable antifuse programmi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable gate array having testable antifuse programmi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1787381