Field programmable gate array (FPGA) having an improved configur

Details Field programmable gate array (FPGA) having an improved configur Field programmable gate array (FPGA) having an improved configur

1996-06-07

1998-09-15

Popek, Joseph A.

Static information storage and retrieval

Read/write circuit

Including specified plural element logic arrangement

365156, 326 38, G11C 700

Patent

active

058089420

ABSTRACT:
An FPGA including SRAM memory cells, each having a latch configured so that both read and write signals are provided through the data path connection. By providing both read and write through the data path, the FPGA further includes only a single decoder to control pass gates connected to the memory cells during read and write. To prevent voltages during write from damaging pass gates in the data path, the FPGA further includes a modified power supply to provide voltages ranging from V.sub.DD to V.sub.SS to the memory cell transistors during read, while providing a reduced voltage range during write to enable memory cell states to more easily be altered.

REFERENCES:
patent: 3813653 (1974-05-01), Smith et al.
patent: 4796227 (1989-01-01), Lyon et al.
patent: 4872141 (1989-10-01), Plus et al.
patent: 5148390 (1992-09-01), Hsieh

Affiliated with

Also associated with

Rating

Field programmable gate array (FPGA) having an improved configur does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Field programmable gate array (FPGA) having an improved configur, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable gate array (FPGA) having an improved configur will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-95569