Field programmable gate array architecture having Clos...

Details Field programmable gate array architecture having Clos... Field programmable gate array architecture having Clos...

2011-04-12

2011-04-12

Crawford, Jason M (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C710S317000, C370S387000, C370S388000

Reexamination Certificate

active

07924052

ABSTRACT:
A cluster internal routing network for use in a programmable logic device with a cluster-based architecture employs a Clos network-based routing architecture. The routing architecture is a multi-stage blocking architecture, where the number of inputs to the first stage exceeds the number of outputs from the first stage.

REFERENCES:
patent: 5157654 (1992-10-01), Cisneros
patent: 5495476 (1996-02-01), Kumar
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5657241 (1997-08-01), Butts et al.
patent: 5940389 (1999-08-01), Yang et al.
patent: 6292019 (2001-09-01), New et al.
patent: 6294928 (2001-09-01), Lytle et al.
patent: 6335930 (2002-01-01), Lee
patent: 6341313 (2002-01-01), Kanoh
patent: 6594261 (2003-07-01), Boura et al.
patent: 6636932 (2003-10-01), Regev et al.
patent: 6868084 (2005-03-01), Konda
patent: 6975139 (2005-12-01), Pani et al.
patent: 7020135 (2006-03-01), Klausmeier et al.
patent: 7023841 (2006-04-01), Dell et al.
patent: 7129748 (2006-10-01), McCollum et al.
patent: 7224184 (2007-05-01), Levi et al.
patent: 7319695 (2008-01-01), Agarwal et al.
patent: 7321237 (2008-01-01), McCollum et al.
patent: 7397796 (2008-07-01), Smiljani
patent: 7408383 (2008-08-01), Feng et al.
patent: 7425841 (2008-09-01), Schmit et al.
patent: 7426185 (2008-09-01), Musacchio et al.
patent: 7443198 (2008-10-01), McCollum
patent: 7480246 (2009-01-01), Agarwal et al.
patent: 7490189 (2009-02-01), Eberle et al.
patent: 7492182 (2009-02-01), McCollum et al.
patent: 7495473 (2009-02-01), McCollum et al.
patent: 7538576 (2009-05-01), McCollum et al.
patent: 7542464 (2009-06-01), Fraser
patent: 7586909 (2009-09-01), Walrand et al.
patent: 7587697 (2009-09-01), Schmit et al.
patent: 7653891 (2010-01-01), Anderson et al.
patent: 2004/0095927 (2004-05-01), Chang et al.
patent: 2005/0117575 (2005-06-01), Konda
patent: 2005/0275504 (2005-12-01), Torza
patent: 2006/0001444 (2006-01-01), Chua et al.
patent: 2006/0186920 (2006-08-01), Feng et al.
Feng, W. and Kaptanoglu, S., “Designing Efficient Input Interconnect Block for LUT Clusters Using Counting and Entropy,” FPGA 2007.
Lemieux, Guy et al, “Design of Interconnection Networks for Programmable Logic,” Book: Table of Contents, List of Figures, List of Tables, List of Symbols, Chapter 2 “Interconnection Networks,” copyright 2004.
Yang, Y. et al., “On Blocking Probability of Multicast Networks,” IEEE Transactions of Communications, Jul. 1998, vol. 46, No. 7, pp. 957-968.
Copending U.S. Appl. No. 12/362,844 entitled “Clustered Field Programmable Gate Array Architecture,” filed Jan. 30, 2009.
Office Action mailed Jun. 14, 2010 in Copending U.S. Appl. No. 12/362,844 entitled “Clustered Field Programmable Gate Array Architecture,” filed Jan. 30, 2009.

Affiliated with

Also associated with

Rating

Field programmable gate array architecture having Clos... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Field programmable gate array architecture having Clos..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable gate array architecture having Clos... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2649618