Electronic digital logic circuitry – Multifunctional or programmable – Having details of setting or programming of interconnections...
Patent
1994-06-22
1995-11-21
Hudspeth, David R.
Electronic digital logic circuitry
Multifunctional or programmable
Having details of setting or programming of interconnections...
326 41, 327525, H03K 19177
Patent
active
054690773
ABSTRACT:
A method for reducing the resistance of a programing path through a programmable antifuse from a programming voltage to ground. A previously programmed helper antifuse connected somewhere along a two branch programming path is connected to either the programming voltage or to ground. As a result, a three branch programming path is established from the programming voltage to the antifuse to be programmed and from the antifuse to be programmed to ground. By adding the third branch to the programming path, the resistance of the programming path is reduced, thereby allowing a higher voltage to be dropped across the antifuse to be programmed during programming and thereby allowing increased current flow through the antifuse to be programmed during programming. In another embodiment, two or more helper antifuses are used to establish a four or more branch programming path having a still lower resistance from the programming voltage to ground. In yet another embodiment, the programming of antifuses occurs in two steps. First, multiple antifuses are partially programmed separately. Second, these partially programmed antifuses are connected together in series so that a programming current can flow through all of the partially programmed antifuses at once to complete programming of the multiple antifuses.
REFERENCES:
patent: 4595875 (1986-06-01), Chan et al.
patent: 4651409 (1987-03-01), Ellsworth et al.
patent: 4698589 (1987-10-01), Blankenship et al.
patent: 4748490 (1988-05-01), Hollingsworth
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4783763 (1988-11-01), Bergman
patent: 4823181 (1989-04-01), Mohsen et al.
patent: 4857774 (1989-08-01), El-Ayat et al.
patent: 4873459 (1989-10-01), El Gamal et al.
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 4933898 (1990-06-01), Gilberg et al.
patent: 4969124 (1990-11-01), Luich et al.
patent: 5008855 (1991-04-01), Eltoukhy et al.
patent: 5070384 (1991-12-01), McCollum et al.
patent: 5126282 (1992-06-01), Chiang et al.
patent: 5130777 (1992-07-01), Galbraith et al.
patent: 5140554 (1992-08-01), Schreck et al.
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5187393 (1993-02-01), El Gamal et al.
patent: 5194759 (1993-03-01), El-Ayat et al.
patent: 5196724 (1993-03-01), Gordon et al.
A. El Gamal et al., "An Architecture for Electrically Configurable Gate Arrays", IEEE Journal of Solid-State Circuits, vol. 24, No. 2, Apr. 1989, pp. 394-398.
QuickLogic Preliminary Data Sheet: "pASIC.TM. 1 FAMILY ViaLink.TM. Technology Very High Speed CMOS FPGAs", May 1991, pp. 1-32.
QuickLogic Data Sheet: "An Introduction to QuickLogic's pASIC Devices and SpDE Development Environment", Apr. 1991, pp. 1-12.
J. Birkner et al., "A Very High-Speed Field Programmable Gate Array Using Metal-To-Metal Antifuse Programmable Elements", IEEE 1991, Custom Integrated Circuits Conference, Session 1, May 12, 1991, 8 pages.
QuickLogic, "pASIC Toolkit User's Guide" Revision 1.0, Jun. 1991.
E. Hamdy, et al., "Dielectric Based Antifuse for Logic and Memory ICs", IEEE 1988, 786-IEDM 88, 4 pages.
Liu, D. et al., "Scaled Dielectric Antifuse Strucutre for Field-Programmable Gate Array Applications", IEEE Electron Device Letter, vol. 12, No. 4, Apr. 1991, pp. 151-153.
Yau, L., "Determination of the Fowler-Nordheim Tunneling Barrier from Nitride to Oxide in Oxide: Nitride Dual Dielectric", IEEE Electron Device Letters, vol. EDL-7, No. 6, Jun. 1986, pp. 365-367.
Chiang et al., "Oxide-Nitride-Oxide Antifuse Reliability", IEEE; Cat. No. 90CH2787-0, 1990, pp. 186-192.
Cook, B., et al., "Amorphous Silicon Antifuse Technology For Bipolar PROMs", 1986 Bipolar Circuits and Technology Meeting, IEEE 1986, pp. 99-100.
Hudspeth David R.
MacPherson Alan H.
QuickLogic Corporation
Wallace T. Lester
LandOfFree
Field programmable antifuse device and programming method theref does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field programmable antifuse device and programming method theref, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field programmable antifuse device and programming method theref will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1140094