Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2002-05-01
2003-07-15
Faburyl, Wael (Department: 2814)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S413000, C438S481000, C438S489000, C438S969000
Reexamination Certificate
active
06593174
ABSTRACT:
TECHNICAL FIELD
This invention relates generally to integrated circuit devices and their fabrication, and more particularly, to integrated circuit transistors and methods for their fabrication.
BACKGROUND OF THE INVENTION
A number of potential problems are caused by the high circuit element density of today's integrated circuits. For example, densely packed field-effect transistors have relatively short channel lengths, resulting in increased potential for punchthrough effects. Also, the correspondingly shallow drain and source junction depths can result in junction spiking effects, in which metallization layers penetrate drain and source diffusions. The short channel lengths also result in higher electric field strengths, which in turn cause deleterious hot carrier effects. Reduced device geometries increase capacitive coupling between source/drain regions and the body of the transistor, resulting in degraded device performance and signal transmission characteristics. In the case of CMOS technology, parasitic thyristors and associated latchup effects arise. These and other fundamental problems must be addressed by the circuit designer and process engineer.
SUMMARY OF THE INVENTION
In accordance with an embodiment of the present invention, an integrated circuit formed on a monocrystalline semiconductor substrate is provided. The integrated circuit includes a monocrystalline first semiconductor region of a first conductivity type overlying the substrate. An electrical isolation region overlies the substrate and substantially laterally adjoins the first region. Second and third semiconductor regions of a second conductivity type overly the electrical isolation region and substantially laterally adjoin the first region. The first region may include an epitaxial region contiguous with the substrate. The electrical isolation region may include a dielectric layer overlying and contiguous with the substrate, with the second and third regions overlying and being contiguous with the dielectric layer. The second and third regions may include both substantially polycrystalline and substantially monocrystalline semiconductor material. The second and third regions and the first region may each consist essentially of the same semiconductor material, and the first region and the substrate may consist essentially of the same semiconductor material.
In accordance with another embodiment of the present invention, a field effect transistor is provided. The transistor includes a monocrystalline semiconductor body region and a monocrystalline semiconductor channel region overlying the body region. First and second semiconductor source/drain regions laterally adjoin opposite sides of the channel region and are electrically isolated from the body region. The first and second semiconductor source/drain regions may include substantially polycrystalline semiconductor regions and/or substantially monocrystalline semiconductor regions. The transistor may include a dielectric region underlying the source/drain regions to electrically isolate these regions from the body region. The transistor may further include a second dielectric region overlying the channel region, and a conductive gate region overlying the second dielectric region.
In accordance with an embodiment of the present invention, a method of fabricating an integrated circuit device on a monolithic semiconductor substrate is provided. The method includes forming a patterned dielectric layer on the substrate. The dielectric layer selectively covers some portions of the substrate and leaves an exposed portion of the substrate. A first, substantially monocrystalline semiconductor layer is then formed on the exposed portion of the substrate, and a second semiconductor layer is formed on the dielectric layer, with the first and second layers being substantially contiguous. The second semiconductor layer is doped to provide a conductivity type opposite that of the first semiconductor layer. Formation of the first semiconductor layer may include forming an epitaxial semiconductor layer on the exposed portion of the substrate, and may include the same semiconductor material as the substrate. Formation of the first and second semiconductor layers may be performed substantially simultaneously, and may be formed from essentially the same semiconductor material.
REFERENCES:
patent: 4041518 (1977-08-01), Shimizu et al.
patent: 4353085 (1982-10-01), Sakurai
patent: 4487639 (1984-12-01), Lam et al.
patent: 4523213 (1985-06-01), Konaka et al.
patent: 4609407 (1986-09-01), Masao et al.
patent: 4651408 (1987-03-01), MacElwee et al.
patent: 4763183 (1988-08-01), Ng et al.
patent: 4862232 (1989-08-01), Lee
patent: 4874716 (1989-10-01), Rao
patent: 4879255 (1989-11-01), Deguchi et al.
patent: 4914053 (1990-04-01), Matyi et al.
patent: 4916508 (1990-04-01), Tsukamoto et al.
patent: 4966861 (1990-10-01), Mieno et al.
patent: 5110757 (1992-05-01), Arst et al.
patent: 5132755 (1992-07-01), Ueno
patent: 5172203 (1992-12-01), Hayashi
patent: 5213991 (1993-05-01), Inokawa et al.
patent: 5338697 (1994-08-01), Aoki et al.
patent: 5347151 (1994-09-01), Shimizu et al.
patent: 5422203 (1995-06-01), Guyomard et al.
patent: 5422303 (1995-06-01), Klose et al.
patent: 5498567 (1996-03-01), Klose et al.
patent: 5668025 (1997-09-01), Blanchard
patent: 5856696 (1999-01-01), Blanchard
patent: 5981318 (1999-11-01), Blanchard
patent: 6194766 (2001-02-01), Randazzo
patent: 6274445 (2001-08-01), Nouri
patent: 6291845 (2001-09-01), Blanchard
patent: 6399961 (2002-06-01), Blanchard
patent: 6403427 (2002-06-01), Blanchard
patent: 6420764 (2002-07-01), Blanchard
patent: 0 077 737 (1983-04-01), None
patent: 0 267 082 (1988-05-01), None
patent: 52 113684 (1977-09-01), None
patent: 56 115557 (1981-09-01), None
patent: 63 192266 (1988-08-01), None
patent: 4 088658 (1992-03-01), None
Weitzel, C.E. et al., “Silicon Carbide High-Power Devices,”IEEE Transactions on Electron Devices, 43(10):1732-1741, Oct. 1996.
Carlson David V.
Faburyl Wael
Jorgenson Lisa K.
Rao Shrinivas H.
STMicroelectronics Inc.
LandOfFree
Field effect transistor having dielectrically isolated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field effect transistor having dielectrically isolated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field effect transistor having dielectrically isolated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3107642