Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-01-30
2004-03-30
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S229000, C257S239000, C257S292000
Reexamination Certificate
active
06713813
ABSTRACT:
FIELD OF THE INVENTION
Embodiments of the invention relate to field effect transistors such as MOSFET (metal oxide semiconductor field effect transistor) devices and methods for making field effect transistors.
BACKGROUND OF THE INVENTION
Power MOSFET devices are well known and are used in many applications. Exemplary applications include automotive electronics, portable electronics, power supplies, and telecommunications. One important electrical characteristic of a power MOSFET device is its drain-to-source on-state resistance (R
DS(on)
), which is defined as the total resistance encountered by a drain current. R
DS(on)
is proportional to the amount of power consumed while the MOSFET device is on. In a vertical power MOSFET device, this total resistance is composed of several resistive components including an inversion channel resistance (“channel resistance”), a starting substrate resistance, an epitaxial portion resistance and other resistances. The epitaxial portion is typically in the form of a layer and may be referred to as an “epilayer”. R
DS(on)
can be reduced in a MOSFET device by reducing the resistance of one or more of these MOSFET device components.
Reducing R
DS(on)
is desirable. For example, reducing R
DS(on)
for a MOSFET device reduces its power consumption and also cuts down on wasteful heat dissipation. The reduction of R
DS(on)
for a MOSFET device preferably takes place without detrimentally impacting other MOSFET characteristics such as the maximum breakdown voltage (BV
DSS
) of the device. At the maximum breakdown voltage, a reverse-biased epilayer/well diode in a MOSFET breaks down resulting in significant and uncontrolled current flowing between the source and drain.
It is also desirable to maximize the breakdown voltage for a MOSFET device without increasing R
DS(on)
. The breakdown voltage for a MOSFET device can be increased, for example, by increasing the resistivity of the epilayer or increasing the thickness of the epilayer. However, increasing the epilayer thickness or the epilayer resistivity undesirably increases R
DS(on)
.
It would be desirable to provide for a MOSFET device with a high breakdown voltage and a low R
DS(on)
. Embodiments of the invention address this and other problems.
SUMMARY OF THE INVENTION
Embodiments of the invention are directed to MOSFET devices and methods of manufacture. The MOSFET devices have a low R
DS(on)
and have a high breakdown voltage. For example, with the current state of the art, in embodiments of the invention, R
DS(on)
for an exemplary 200 V N-channel trench MOSFET can be reduced by 80% as compared to a conventional 200 V N-channel trench MOSFET while maintaining a high breakdown voltage.
One embodiment of the invention is directed to a field effect transistor device comprising: a semiconductor substrate of a first conductivity type having a major surface and a drain region; a well region of a second conductivity type formed in the semiconductor substrate; a source region of the first conductivity type formed in the well region; a trench gate electrode formed adjacent to the source region; and a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth. The stripe trench contains a semiconductor material of the second conductivity type to form a PN junction at an interface formed with the semiconductor substrate.
Another embodiment of the invention is directed to a method of forming a field effect transistor device comprising: forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type, the semiconductor substrate having a major surface and a drain region; forming a source region of the first conductivity type in the well region; forming a trench gate electrode adjacent to the source region; forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and depositing a semiconductor material of the second conductivity type within the stripe trench.
Yet another embodiment of the invention is directed to a method of forming a field effect transistor device comprising: a) forming a well region of a second conductivity type in a semiconductor substrate of a first conductivity type having a major surface and a drain region; b) forming a source region of the first conductivity type formed in the well region; c) forming a gate electrode adjacent to the source region; d) forming a stripe trench extending from the major surface of the semiconductor substrate into the semiconductor substrate to a predetermined depth; and e) depositing a semiconductor material of the second conductivity type within the stripe trench, wherein at least one of steps a), b), and c) occurs after step e).
These and other embodiments of the invention are described in greater detail below with reference to the appended drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS.
1
(
a
) to
1
(
f
) show schematic cross-sectional views of a conventional vertical trench MOSFET device. The figures show vertically expanding depletion regions as increasing reverse bias voltages are applied.
FIGS.
2
(
a
) to
2
(
f
) show schematic cross-sectional views of a vertical trench MOSFET device according to an embodiment of the invention. The figures show horizontally expanding depletion regions as increasing reverse bias voltages are applied.
FIGS.
3
(
a
) to
3
(
f
) show schematic cross sectional views of a vertical trench MOSFET device according to an embodiment of the invention. The figures show horizontally expanding depletion regions as increasing reverse bias voltages are applied.
FIG. 4
is a bar graph illustrating the various resistive components making up R
DS(on)
in various MOSFET devices with different breakdown voltage ratings.
FIG. 5
is a graph comparing reverse IV curves for conventional trench MOSFET devices with a reverse IV curve for a trench MOSFET device according to an embodiment of the invention.
FIG. 6
is a graph showing reverse IV curves for trench MOSFET devices with different P−stripe depths. The curves show the effect of varying P−stripe depths on BV
DSS
.
FIG. 7
is a graph showing reverse IV curves for trench MOSFET devices with different P−stripe widths. The curves show the effect of varying P−stripe widths on BV
DSS
.
FIGS.
8
(
a
) to
8
(
d
) are cross-sectional views illustrating a method for forming a MOSFET device according to an embodiment of the invention.
FIG.
8
(
e
) shows a cross-sectional view of a MOSFET device with a stripe having a P−lining and a dielectric inner portion.
REFERENCES:
patent: 4579621 (1986-04-01), Hine
patent: 4638344 (1987-01-01), Cardwell, Jr.
patent: 4698653 (1987-10-01), Cardwell, Jr.
patent: 4754310 (1988-06-01), Coe
patent: 5072266 (1991-12-01), Bulucea et al.
patent: 5216275 (1993-06-01), Chen
patent: 5219793 (1993-06-01), Cooper et al.
patent: 5275965 (1994-01-01), Manning
patent: 5294824 (1994-03-01), Okada
patent: 5300447 (1994-04-01), Anderson
patent: 5326711 (1994-07-01), Malhi
patent: 5405794 (1995-04-01), Kim
patent: 5424231 (1995-06-01), Yang
patent: 5438215 (1995-08-01), Tihanyi
patent: 5473180 (1995-12-01), Ludikhuize
patent: 5581100 (1996-12-01), Ajit
patent: 5583065 (1996-12-01), Miwa
patent: 5592005 (1997-01-01), Floyd et al.
patent: 5656843 (1997-08-01), Goodyear et al.
patent: 5780343 (1998-07-01), Bashir
patent: 5895951 (1999-04-01), So et al.
patent: 5972741 (1999-10-01), Kubo et al.
patent: 5973360 (1999-10-01), Tihanyi
patent: 6005271 (1999-12-01), Hshieh
patent: 6037632 (2000-03-01), Omura et al.
patent: 6040600 (2000-03-01), Uenishi et al.
patent: 6049108 (2000-04-01), Williams et al.
patent: 6057558 (2000-05-01), Yamamoto et al.
patent: 6066878 (2000-05-01), Neilson
patent: 6081009 (2000-06-01), Neilson
patent: 6084264 (2000-07-01), Darwish
patent: 6084268 (2000-07-01), de Frésart et al.
patent: 6097063 (2000-08-01), Fujihira
patent: 6103578 (2000-08-01), Uenishi et al.
patent: 6156611 (2000-12-01), Lan et al.
p
Fairchild Semiconductor Corporation
Nelms David
Nguyen Dao H.
Townsend and Townsend / and Crew LLP
LandOfFree
Field effect transistor having a lateral depletion structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Field effect transistor having a lateral depletion structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Field effect transistor having a lateral depletion structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3229610